place decap

Post on 29-May-2015

718 Views

Category:

Education

1 Downloads

Preview:

Click to see full reader

DESCRIPTION

https://www.udemy.com/vlsi-academy http://vlsisystemdesign.com/place_decap.php Once the critical cells are placed on the chip, it becomes necessary to surround the critical cells by decoupling capacitors. The placement of de-coupling capacitors surrounding the pre-placed cells improves the reliability and efficiency of the chip.

TRANSCRIPT

Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer, AND, OR gates, buffers) on silicon chip.

Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer, AND, OR gates, buffers) on silicon chip.

It is attained by following steps:

• Partition and synthesize larger designs into smaller modules consisting of IP’s and std cells

Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer, AND, OR gates, buffers) on silicon chip.

It is attained by following steps:

• Define width and Height of ‘core’ and ‘Die’ using the physical area of synthesized netlist, utilization factor and aspect ratio

Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer, AND, OR gates, buffers) on silicon chip.

It is attained by following steps:

• Define locations of pre-placed cells

Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer, AND, OR gates, buffers) on silicon chip.

It is attained by following steps:

• Place de-coupling capacitors surrounding pre-placed cells

Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer, AND, OR gates, buffers) on silicon chip.

It is attained by following steps:

• Power Planning

Floorplanning is basically the arrangement of logical blocks (i.e. multiplexer, AND, OR gates, buffers) on silicon chip.

It is attained by following steps:

• IO Pin/Pad placement

• We have defined the Width and Height of the core.

• Also defined the locations of pre-placed cells

Block a Block b

Block c

Core

Die

Pre-placedCells

W

H

• We have defined the Width and Height of the core.

• Also defined the locations of pre-placed cells

• We need to encapsulate the Pre-placed Cells by Decoupling capacitor .

04/12/2023 11

• A decoupling capacitor is used to decouple the pre-placed cells from main power supply, in order to protect the cells from the disturbance occurring in the power distribution lines and source

• The purpose of using decoupling capacitors is to deliver required current to the gates during switching

Decoupling capacitor encapsulate the Pre-placed Cells

Block a Block b

Block c

Core

Die

Pre-placedCells

DECAP1

Block a Block b

Block c

Core

Die

Pre-placedCells DECAP2

DECAP1

Block a Block b

Block c

Core

Die

Pre-placedCells DECAP2

DECAP1

DECAP3

Block a Block b

Block c

Core

Die

Pre-placedCells DECAP2

DECAP1D4

DECAP3

top related