btu tpc electronics wbs 1.1 - indico.bnl.gov · 6/23 to 6/24/ 2016 annual btu tcsm review 1 btu tpc...

6/23to6/24/2016 AnnualBTUTCSMReview 1

BTUTPCElectronicsWBS1.1.2

C.L.BrittonK.F.ReadD.SimpsonOakRidgeNationalLaboratoryandUniversityofTennessee

Outlineofthetalk

• SAMPA– MPW1tests– MPW2plan– MPW2status

• FECDesign– Finalarchitecture– Prototypestages– Rev0status

26/23to6/24/2016 AnnualBTUTCSMReview

SAMPA

36/23to6/24/2016 AnnualBTUTCSMReview

SAMPABlockDiagram

46/23to6/24/2016 AnnualBTUTCSMReview

5

SAMPAReadoutASIC• Designedat

UniversityofSaoPaulo,Brazil

• Processis0.13umTSMC

• ThisisacommonASICtobeusedwithinALICEbybothTPCandMCH.

• Chiphas311pins.

• Finalpackagewillbea372-BallGridArray(BGA)

(80nspeakingremoved)

6/23to6/24/2016 AnnualBTUTCSMReview

SAMPAMPW1Tests

66/23to6/24/2016 AnnualBTUTCSMReview

ChipsfabricatedontheMPW1

76/23to6/24/2016 AnnualBTUTCSMReview

8

MPW1Linearity

6/23to6/24/2016 AnnualBTUTCSMReview

MPW1Linearity

6/23to6/24/2016 AnnualBTUTCSMReview 9

MPW1Noise

6/23to6/24/2016 AnnualBTUTCSMReview 10

Input Capacitance [pF]0 20 40 60 80 100 120

ENC

[e] -

fixe

d G

ain

0

500

1000

1500

2000

2500

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _

SimulationBR3CH2 - Neg - 1.25VBR3CH3 - Neg - 1.25VBR3CH5 - Neg - 1.25VBR3CH5 - Neg - 1.25VDub_CH1 - Neg - 1.25VDub_CH2 - Neg - 1.25VDub_CH3 - Neg - 1.25VDub_CH4 - Neg - 1.25VDub_CH5 - Neg - 1.25VBer_CH1 - Neg - 1.25VBer_CH2 - Neg - 1.25VBer_CH3 - Neg - 1.25VBer_CH4 - Neg - 1.25VBer_CH5 - Neg - 1.25VOrsay_CH2 Neg - _ _Orsay_CH3 Neg - _ _Orsay_CH4 Neg - _ _Orsay_CH5 Neg - _ _18.5pF

20mV/fC (Neg)

TPCShapingtimemeasurement

6/23to6/24/2016 AnnualBTUTCSMReview 11

12

SAMPAMPW2

6/23to6/24/2016 AnnualBTUTCSMReview

SAMPAMPW2consistsofseveralASICs• Includesthefull32channelASIC• Testchip01– Fullshaper– SLVSTX/RX– Bias

• Testchip02– 32channelCSA/Shaper/buffer

• Testchip03– ADC

13

Diesize- 9533.6umx8943.6umPincount– 311,Ballcount- 372

6/23to6/24/2016 AnnualBTUTCSMReview

Testchip01

146/23to6/24/2016 AnnualBTUTCSMReview

Testchip02

156/23to6/24/2016 AnnualBTUTCSMReview

Testchip03

166/23to6/24/2016 AnnualBTUTCSMReview

SAMPASimulation• Afullsuiteof simulationsweredone invariousdomains• Duetocomputing limitations, theentirechipwasnotsimulatedasasingleentity• TheMPW2analogsectionhadextensiveoversightandrigorwithreviewand

monitoring byALICE,CERN,andORNLreviewers.– Appropriateduediligenceexercisedfordesign.– Extensive,superiorsimulationswereperformed.– Multipletestbenches usedtocheckdigitalcontrolfunctionality.

176/23to6/24/2016 AnnualBTUTCSMReview

Front-endplusADCsimulations(cont.)(Neg pol.,20mV/fC,160ns)

186/23to6/24/2016 AnnualBTUTCSMReview

Top-leveldigitaloutput.Fitincluded.

Mixed-signalSimulation.

Front-endplusADCsimulations(Neg pol.,30mV/fC,160ns)

196/23to6/24/2016 AnnualBTUTCSMReview

Top-leveldigitaloutput.Fitincluded.

Mixed-signalSimulation.

NoiseSimulations

206/23to6/24/2016 AnnualBTUTCSMReview

Thepreampnoisecanbeoptimizedatasingledetectorcapacitance

21

Iin

M1

M2

Cd

ToCascode

Improvesnoiseduetobothdrain-biastransistorandpower-supply

6/23to6/24/2016 AnnualBTUTCSMReview

NoiseSimulation(cont.)

226/23to6/24/2016 AnnualBTUTCSMReview

PSRRSimulations

23

TPCFECfilteringsimulation

6/23to6/24/2016 AnnualBTUTCSMReview

Linearitysimulations(postlayout)

246/23to6/24/2016 AnnualBTUTCSMReview

Crosstalksimulations

25

• Signalduetocrosstalkinadjacentchannellessthan~0.25%

• Nocrosstalkappearsinsecondchannels

6/23to6/24/2016 AnnualBTUTCSMReview

FECDesign

266/23to6/24/2016 AnnualBTUTCSMReview

TPCFECFinalReadoutArchitecture

276/23to6/24/2016 AnnualBTUTCSMReview

TheexistingTPCboardisoursizetemplate

286/23to6/24/2016 AnnualBTUTCSMReview

TheBeast

296/23to6/24/2016 AnnualBTUTCSMReview

Theinterconnectblockdiagramisrelativelystraightforward

• Allclocks,resets,sync,controlcomefromGBTx0

• GBTx1isonlyareceiverofdata

306/23to6/24/2016 AnnualBTUTCSMReview

Boardlayoutisproceeding• SAMPAlayoutand

connectorplacementhasbeentheprimaryfocus

• Thehigh-speedlineroutingispresentlyunderway

• An8-layersystemisourcurrentplan

• Mountingholesandcoolingtubeissameascurrentsystem

• Depthofboardwillincreaseby~0.6”

• Samepowerconnectorascurrent system

• Rev0willhavedetachable inputcables

316/23to6/24/2016 AnnualBTUTCSMReview

PrototypingStages• Rev0– Theinitialdesign– Schematiccapture

• DoneinCadenceAllegro/Orcad 16.6• Designwasreviewedpriortolayout

– Layout• DannySimpson,OutsidelayoutengineerusedbyORNL.• UsingCadenceAllegrolayout• Layoutwillbereviewedbythecollaborationandrevised.• Rev.0rigid-onlyPCBhasthesebenefits:

– domesticonly(nocustoms)– fastestpossible turn-around– lowestcostfabforprototyping

326/23to6/24/2016 AnnualBTUTCSMReview

Technicalapproach/challenges

• Rev0(cont.)– Layout(cont.)

• Wehadplannedtoutilizeflexcable forthedetectorinputsbutthecostandturnaroundwastoohigh

• WeareusingdetachablecableswithERNIconnectorsforthedetectorconnection

– Fabricate• Wewillfabricateupto20oftheboards• 15willbeusedfordetectortest• Thesewillbedistributedtocollaboratorsfortesting

• Rev1willrepeatthecycleaftertestresultshavebeenreceivedandreviewed

• Rev1awillbethefinalpre-productiondesign

336/23to6/24/2016 AnnualBTUTCSMReview

Technicalapproach

• CERNrequiresHalogen-Freematerialfortheboards

• Ourregularassemblyhousecansupplythis

346/23to6/24/2016 AnnualBTUTCSMReview

ProductionPlan&QA/QC(consistentwithtestingrequirementsandacceptance)

• AcceptancetestsoutlinedinALICEBarrelTrackingUpgradeProjectManagementPlan(DocumentBTU.1.v4)

• TeststandsusingCRUwillbedeveloped• Vendorevaluationhasstarted• Fiverunswillbeusedtoaccomplishtheproduction

356/23to6/24/2016 AnnualBTUTCSMReview

36

• BTU.9HazardAnalysisDocument:• Describespotentialhazards

andmitigationforTPCFEC• Sealedlowvoltagepower

supplies• Soldering,leadsolder• Workershavetakenrequired

safetytraining (electricalsafety,chemicalsafety,PPE).

• Example:FEClabposting• BTU.8ES&HManagementPlan

• FollowsORNLES&Hpolicies• Periodicon-sitesafety

reviews

HazardAnalysis&Mitigation

6/23to6/24/2016 AnnualBTUTCSMReview

NOTICENOTICENOTICENOTICEAUTHORIZED PERSONNEL ONLYAUTHORIZED PERSONNEL ONLYAUTHORIZED PERSONNEL ONLYAUTHORIZED PERSONNEL ONLY

See Access Requirements for DetailsSee Access Requirements for DetailsSee Access Requirements for DetailsSee Access Requirements for Details

Space Function BLDG/RMLaboratory 1, Dry 6000/211

HAZARD WARNINGS

Access RequirementsUnescorted access to Building 6000 is granted upon completion offacility specific access training.

Obey Radiological Postings.

PPE required for work with chemicals, power tools, soldering, orperforming work on or near electrical work.

Research Support Group Leader Charlie Havener, 574-4704, Bldg 6000Room 250A and Division Director David Dean 576-5229

CONTACTS NAME PHONE OFFICESpace ManagerSpace Group LeaderComplex Facility ManagerFacility Operations Manager

Kenneth Read Jr 574-5347 6000 Room 219Thomas Cormier 574-9998 6000 Room 213Richard Griffey 574-8907 5700 Room J103B Tatum 574-4759 6000 Room 203

LAST REVISION: 9/2/2015 (1)

Summary

• MPW1testingrevealedmanyissues• Test-campaigndeficienciesforMPW1havebeenwelladdressed

• MPW2appearstohavebeenwellsimulated(butnotcompletechip)

• TheRev0FEChaspresentedseveralchallenges,primarilycost

376/23to6/24/2016 AnnualBTUTCSMReview

Backupslides

386/23to6/24/2016 AnnualBTUTCSMReview

6/23to6/24/2016 39

FECTestStation

pulsegenerator

• TestingcriteriasummarizedinAppendixA.2ofBTU.1.v8.• Canpulsedifferentselectedpatternsofinputchannels.• WillinitiallyuseC-RORCFPGAboarduntilCRUbecomesavailableinlater2016.

• FECteststationdevelopedforAugust2016willbeimprovedandusedformassFECtestinginearly2019.

PCwithCRU(initiallyC-RORC)optical

fibers

FECchannelpatternboard

6/23to6/24/2016 AnnualBTUTCSMReview

6/23to6/24/2016 40

FECTestingMatrix

6/23to6/24/2016 AnnualBTUTCSMReview

Pulser SAMPA GTBx C-RORC

Link Check - RX/TX PG

Pattern from Ped.Mem (DSP) - TRIGGERED

Alignment Check by Peak-Matching - CONTINOUS

PC

Pulse Analysis - CONTINUOUS with Selection-Window (Pre-/Post-Samples)

Pattern from Ped.Mem (DSP) - TRIGGERED

Alignment Check by Peak-Matching - CONTINOUS

SlowControl Check (SCA)Check Fibre and GBTx

connectivity

Check SAMPA and GBTxconnectivity

Check Raw ADCAlignment

(Reset/Sync)

Full Validation ofCSA & Shaper

& Noise

Purpose