a fully polynomial time approximation scheme for timing driven minimum cost buffer insertion shiyan...
Post on 19-Jan-2018
221 Views
Preview:
DESCRIPTION
Technology generation ( m ) Delay (psec) Transistor/Gate delay Interconnect delay Interconnect Delay Dominates
top related