abstract previous senior design teams developed an amplifier board for teradyne corporation. this...
TRANSCRIPT
Abstract
Previous senior design teams developed an amplifier board for Teradyne Corporation. This board will boost the input signal to a computer-based spectrum analyzer also designed by a previous senior design team. The assembly of the amplifier needs to be finished, and the board must be successfully powered up and debugged. Teradyne needs this board to be thoroughly tested to ensure it will meet specifications. Solutions should be proposed for any errors discovered during testing, and as time allows, these solutions should be implemented and the board re-tested.
Introduction
Design Objectives• Tests will verify all specifications• Results will be well-documented• Tests will be repeatable
Functional Requirements• Support signals from 0Hz - 100MHz • Amplification gain of up to 60dB• Under 1mV DC-offset after calibration• Low noise and distortion
Project Milestones• Assembled and functional prototype• Completed test plans• Completed testing and test reports• Documentation of proposed solutions
Proposed Approach• Debug board design• Research technologies used• Assemble prototype• Develop test plans • Simulate circuit for debugging• Automate testing• Product integration
Support Technologies• LabVIEW• PSpice• Altera Quartus II• PCB Express• Time domain testing • Frequency domain testing
Financial Requirement
Description Cost
FPGA $ 60
Components $ 13.2
Poster $ 30
Total Cost $103.2
Team Members
Jesse Bartley Zhi Gao
Michael Hayen JiWon Lee
Client
Teradyne Inc.
Jacob Mertz
Ramon De La Cruz
Acknowledgement
Jason Boyd
Dr. Robert Weber
Dr. Randy Geiger
Faculty advisor
Dr. Chris Chu
The FPGA Controlled Amplifier Module will provide a high-quality amplified input signal to the computer-based spectrum analyzer. Rigorous testing and will ensure that the amplifier board can provide this input signal with sufficient gain and bandwidth, and minimal distortion and noise. The tests will result in a list of improvements and corrections that can be made to the board in order to meet or improve the performance specifications.
FPGA Controlled Amplifier ModuleFPGA Controlled Amplifier ModulePC-based Spectrum Analyzer May06-14PC-based Spectrum Analyzer May06-14
Personal EffortDesign Constraints• Tests must use equipment available on campus• Solutions must accommodate existing design
Project Schedule
Because Technology Never Stops
Problem Statement •Amplifier prototype must be assembled•Board must be thoroughly tested•Solutions must be proposed to flaws
Operating Environment•Climate-controlled lab•Temperature: 0~50°•Low electro static discharge
Intended Use and Users•Amplifier for spectrum analyzer•Engineers at Teradyne Corporation•Potential for future commercialization
Limitations•The design must meet specifications•Must use the existing design•Equipment must be available on campus
End Product and Deliverables•Assembled and functional prototype•Tested and corrected design•Test plans and reports•Documentation of recommendations
Assumptions•This version will not be sold commercially•Previous board design is valid•Appropriate test equipment is available
Available Total
Input Gain Harmonic
Frequency Settings Distortion Noise
Range (dB) (dB) (nV/rtHz)
DC – 1kHz 6, 20, 40, 60 < - 105 1.5
> 1kHz - 20 kHz 6, 20, 40, 60 < - 95 1.5
> 20kHz – 100kHz 6, 20, 40 < -85 2.5
> 100kHz - 1MHz 6, 20, 40 < - 80 3.5
> 1MHz - 10MHz 6, 20, 40 < - 70 3.5
> 10MHz – 20MHz 6, 20 < -65 3.5
> 20MHz – 50MHz 6, 20 < -50 5.0
> 50MHz – 100MHz 6, 20 < -40 5.0
Specification Table
Project Requirements
Approach and Considerations
Estimated Resources
General Information
Summary
Design Technologies•Two-stage operational amplifier•Offset correction algorithm (VHDL)•FPGA digital control
Testing Considerations•Amplifier Performance Testing•FPGA Performance Testing•DAC Control Testing•Integration Performance Testing
Typical Testing Setup
LabVIEW
GPIBInput
Output
Power
Spectrum Analyzer Amplifier
DAC
Output
Comparator
FPGA
Two-Stage Op-AmpInput
DC correction voltage
Amplifier Block Diagram