a mangoh red platform red/hardware... · 0 r343 r340 0 7 5 4 3 12 fxma108 21 u337 13 14 10 15 11 9...
TRANSCRIPT
1
MANGO RED6
CTO Office
10
Ashish Syal
5126-06-2018_11:08
2500927
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
SHEET 2 CF3 SOCKET
SHEET 3 RF, USB, IOT connectors
SHEET 4 RESET, CTRL switch, I2C HUB
SHEET 5 AUDIO (ANALOG & PCM)
SHEET 6 SIM cards, SD card, SDIO mux
SHEET 7 USB HUB, GPIO Expander, FTDI conv
SHEET 8 Battery Charger and USB power
SHEET 9 1V8,3V3,5V0 Power Supply
SHEET 10 WIFI and BT
SHEET 1 TABLE OF CONTENTS
55h = Battery gauge
REFERENCE1600674 PCA, MANGOH5302303 PCB, MANGOH
MangOH Red Platform
MIC_CTIA
MIC_OMTP
Variants descriptionDNI = Do Not Install
68h = 6 Axis IMU
MIC_OMTP = OMTP headphones config (do not define MIC_CTIA)MIC_CTIA = CTIA/AHJ headphones config (do not define MIC_OMTP)
I2C address list08h = 3503 USB hub3Eh = I/O expander51h = EEPROM with Board ID
6Bh = Buck+batt charger71h = I2C Hub
DNI
Project Variants
1600643
N
Y
N
76h = Pressure Sensor
CTO Office
Ashish Syal
See P1
230-04-2018_17:16
2500927MANGO RED
See P1
10
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
VBATT_BB
TP227
22pFC203
R223 0
12pF
C21
6
0R224
VBATT_BB
TP261
VGPIO
R345 0
UIM1_VCC
22pFC212
22pFC211
22pFC213
C21022pF
C22222pF
22pFC204
TP228
C20522pF
TP224
VBATT_RF
VBATT_BB
UIM2_VCC
TESTPOINT_0650_RND_0350HTP210
VBATT_RF
VCC_3V3
VCC_2V95 TESTPOINT_0650_RND_0350HTP211
TESTPOINT_0650_RND_0350HTP212
C22322pF
TESTPOINT_0650_RND_0350HTP213
RFU_PIN
C21
9
12pF
C22
6
22pF
22pF
C22
5
22pF
C22
8
LED GREEN
D200
C22
7
22pF
22pF
C22
9
C23
1
22pF
22pFC221
22pFC220
R278 0
TP225
C23
0
22pF
228
G15
G11
G18
231
229
G3
233
227
G17
225226
224
230
223
234
222221220219218217
G2G1
G5G4
G16
216
G14
G12G13
232
192
215214
211
201
199
188187
190
184183
212
182
179
191
181180
213
195
178177176
198
196
193194
189
200
186185
202
197
210
204
207
171
205
175
172
208
174173
209
203
206
G20G19
G10G9G8G7
J200
G6
171
172
173
174
175
176
177
178
198
199
200
201
202
203
204
179
197
218
219
220
221
222
205
180
196
217
230
231
232
223
206
181
195
216
229
234
233
224
207
182
194
215
228
227
226
225
208
183
193
214
213
212
211
210
209
184
192
191
190
189
188
187
186
185
GND SLUGS
0R216R217 0
TP232
0R252
J200
237
240241
244
239
235
243
236
242
238
RESETTCKTDOTMSTRSTTDIRTCK
GND_SNS
PS_HOLDMDM_PWR_SW_ON
JTAG
J2005053
40 39
54
5251
69
66
55
68
49
21
61
6463
70
48 47
1
67
62
60
5857
65
59
37
56
25
23
26
34
9
19
754
36
33
46 45 38
28
4327
14
31
24
86
44 42 41
22
20
35
332
2930
15112 10 12 16 1813 17
GP
IO2
SP
KR
_PS
PK
R_N
HS
IC_S
TR
BU
SB
_VB
US
US
B_D
PU
SB
_DN
RE
SE
T_I
N_N
UA
RT
1_R
IU
AR
T1_
RT
SU
AR
T1_
CT
SU
AR
T1_
TX
UA
RT
1_R
XU
AR
T1_
DT
RU
AR
T1_
DC
DU
AR
T1_
DS
R
HS
IC_D
AT
A
MIC_PMIC_N
SYSTEM_CLKSLEEP_CLK
ADC1ADC0
UIM1_VCCUIM1_CLKUIM1_DATUIM1_RST
GND1RF_DIV
GND2PCM_OUTP
CM
_IN
PC
M_S
YN
CP
CM
_CLK
GP
IO8
RF
_GP
S
DR
_SY
NC
EX
T_G
PS
_LN
A_E
NG
PIO
13V
GP
IOG
PIO
6
RF
_MA
INSPI1_MISOSPI1_CLKSPI1_MOSIUIM2_VCCUIM2_DATUIM2_RSTUIM2_CLKPWR_ON_NTXON
VBAT_BBUIM1_DETUIM2_DETI2C1_DAT
I2C
1_C
LK
TP
1G
ND
4
GN
D5
SP
I1_M
RD
Y
GP
IO7
GN
D6
GN
D7
BAT_RTC
GND
VBAT_RF
GND
GNDGND
J200
162
170
165
167
161
158157156155154153
151150
160159
152
164163
166
134
168
133
132
118117116115114
139
135
169
125
146
122
142
136
145
121
149
140
148
143
141
130
131
128
124
120
147
123
129
109
93
101
99
97
9189
102
111
928785 9590
107
103104
100
948382 8480 81
106
108
110
105
8886
98
113
74 7571 73 78 79
144
96
76 7772
119
UART2_TX
US
B_I
DS
PI2
_CLK
SP
I2_M
OS
IS
PI2
_MIS
OS
PI2
_CS
0
UART2_RXUART2_RTSUART2_CTS
GPIO34GPIO35GPIO36GPIO37GPIO32GPIO33
WWAN_LED_NADC2ADC3
GPIO42WAKE_ON_WWAN
GND5
GND6
GN
D9
GN
D10
GN
D11
GN
D12
GPIO21GPIO22GPIO23GPIO24W_DISABLE_NSAFE_PWR_REMOVEANT_CTL_0ANT_CTL_1ANT_CTL_2ANT_CTL_3VBAT_RFVBAT_BBGPIO25RESERVEDSD_CMDSD_CLKSD_D3SD_D2SD_D1SD_D0
RESERVEDRESERVED
RESERVED
NO
PIN
NO
PIN
NO
PIN
NO
PIN
NO PIN
GNDGND
GNDGND
RE
SE
RV
ED
RESERVED
0R260
0DNI
R255
R29
1
100K DNI
1%
R23
80
R230 0
R222
820
1nF
C25
0
DNI
DNIR279 0
TP230
VCC_1V8_ULPM
1%100K
R25
1 DNI
USB_VBUS
0R346
R28
6
10K
1%10
0nF
C28
8
VCC_1V8
1005%
R287PTS810 SJK 250 SMTR LFS
1SW200
3
2
4
0 R267
0R270
R271 0
HSIC_DATAHSIC_STRB
USB_D-USB_D+
PCM_OUT
BAT_RTC
PCM_CLK
TP1_BOOT
TP1_BOOT
32K_CLK
LED
SYSTEM_CLK
PPS
RF_GPS
W_DISABLE_N
W_DISABLE_N
SPI1_MOSISPI1_CLKSPI1_MISO
SPI1_MRDY
SPI1_MRDY
GPIO1/I2C1_CLK
GPIO5/I2C1_DATA
PWR_ON
CARD_DETECT_IOT0
IOT0_GPIO1
IOT0_GPIO1
IOT0_GPIO2
UART1_TXUART1_RX
UART1_CTSUART1_RTS
WAKE_ON_WWANANT_CTL_0ANT_CTL_1
PCM_SYNCPCM_IN
IOT0_GPIO4
2G_TX_ON
RF_DIV
RF_MAIN
GPIO_IOT0_RESET
CARD1_DETECT
ANT_CTL_2
USB_ID
ADC2
WP_GPIO_1
WP_GPIO_1
ANT_CTL_3
CARD2_DETECT
CARD2_DETECT
IOT0_GPIO3
IOT0_GPIO3
GPIO_WIFI_RESETGPIOEXP_INT1
WP_GPIO_5_wakeable
ADC0
UART2_TXUART2_RXUART2_RTSUART2_CTS
SD_CMDSD_CLK
SD_D1SD_D2
SD_D0
SD_D3
WP_GPIO_2
WP_GPIO_2
WP_GPIO_4_wakeable
WP_GPIO_3
PWM_OUT
RESET_IN_CF3
LowPower_RESET
Generic_Push_Button
WP_GPIO_7WP_GPIO_8
UIM1_DATAUIM1_CLK
ADC3
UIM2_DATA UIM1_RESET
UIM2_CLKUIM2_RST
LED_CARD_DETECT_IOT0
ADC1
RFU_PIN
SPI2_SRDY_WIFI_1V8
UART1_RI
UART1_DTRUART1_DCDUART1_DSR
UIM2_DETECT
Input to WP
Input to WPOutput from WP
Output from WP
Input to WPOutput from WP
Input to WPOutput from WP
INNER RING
OUTER RING
GROUND SLUG
Mounting Holes
JTAG
1
LED is off when LowPower is enabled
Input to WPOutput from WP
Output from WP
Output from WP
0R343
0R340
7
543
12
FXMA108
21
U337
1314
10
15
11
98
18
166
17
22019
1VCCAVCCBB0 A0
A1A2A3A4A5A6A7
OE
B1B2B3B4B5B6B7GNDSLUG
VCC_1V8
R31
4
47K
VCC_3V3
R371 0
VCC_1V8
VGPIO
820K
R37
8
1%
VGPIO
VCC_5V0
TP301
3
See P1
2500927
See P1
14-09-2017_13:30
Ashish Syal
CTO Office
MANGO RED10
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
DNI
J302
CN304
43
56
12VBUS
D-D+
GND
CASE GND
DNI
J301
0.05
pF
D30
2
DNI
1%
DNI
10K
R31
3
DNI
0.05
pF
D30
3
220DNI
R307
1%
VCC_3V3
VBUS_IOT0
22R311
22R310
10K
1%R31
2
CN305
10
2
6
3
9
5
1
4
78
VBUSD-D+ID
GND
CASE GND
C30
7
100n
F
C30
5
100n
F
4.7u
F
C30
6
U301
FT230XQ-R
5
16
11
210
17
8 4
133
15
14
1
912
VCCVCCIO
3V3OUT
USBDM7
USBDP6
RESET_n
GND1GND2GND3
TXDRXD
RTS_nCTS_n
CBUS0CBUS1CBUS2CBUS3
USB_VBUS_CONSOLE
10uF
C30
4
0R309
C30
9
47uF
VCC_1V8 TP300
CN302
2 3
1
VCC_3V3
Pi_Power_IO
10uF
C31
0
C31
1
10uF
VCC_1V8
15pF
C301
0R
347
U306
FXMA108
7
4
1
21
6
2019
10
13
15
11
14
17
98
18
5
32
16
12
VCCA VCCBB0A0
A1A2A3A4A5A6A7
OE
B1B2B3B4B5B6B7
GNDSLUG
VCC_1V8
C360
100nF
C30
8
4.7u
F
D305
4
5
1
6
32
D-D+
VBUS
ID
NC GND
VBUS_EXT
CN303
32
1
CN301
2 3
1
DNI
C30
2
47uF
10K R372
D30
1
0.05
pF
DNI
22pF
C31
2
L300
47nH
VCC_3V3
Q405
NPN
6
2
1
820K
R36
1
1%
USB_VBUS_CONSOLE
FS1-R38-20A2-00
CN306
21
15141312
34
23
20
37
19
2930
2524
28
35
22
31
26
33
38
32
27
36
181716
8
5
11
1
10
6
2
9
7
43
PIN_1PIN_2PIN_3PIN_4PIN_5PIN_6PIN_7PIN_8PIN_9PIN_10PIN_11PIN_12PIN_13PIN_14PIN_15PIN_16PIN_17PIN_18PIN_19
PIN_38PIN_37PIN_36PIN_35PIN_34PIN_33PIN_32PIN_31PIN_30PIN_29PIN_28PIN_27PIN_26PIN_25PIN_24PIN_23PIN_22PIN_21PIN_20
USB_VBUS
0
DNI
R382
VGPIO
VCC_1V8
R341 0DNI
CN312
TSW-103-07-G-D
531 2
46
CN310
TSW-103-07-G-D
13
6
2
54
U307
FXMA108
21
21
3
7
19
5
20
121314
10
15
11
8
616
41718
9
VCCAVCCBB0 A0
A1A2A3A4A5A6A7
OE
B1B2B3B4B5B6B7GNDSLUG
C322
100nF
VCC_3V3
100nF
C362
VCC_3V3
NPN
Q3123
4
5
9774030243MT300
10K R301 U3023
8
21
5
TS3A5018RSVR
9
16
6
7
4
101112
14
13
15
V+
EN!
IN
NC1NO1COM1
NC2
GND
NO2COM2
NC3NO3
COM3
NC4NO4
COM4
MT3019774030243
R30
6
DNI
10K
1%
C355
100nF
DNI
0R392
R369 0
DNI
USB_VBUSR348 0
VCC_1V8
VCC_3V3
100nF
C356
USB_VBUS
VCC_3V3
R330 27
R34
9
1%820K
VCC_1V8_ULPM
C320
100nF
C321
100nF
VCC_1V8
R37
9
10K
DNI
R363 0
0R370
6
1
2
NPN
Q312
C31
8
10uF
DNI
10K
R38
8
VCC_3V3
0R373
67997-226HLF
CN307
9
20
4
2523
32
22
10
2426
11
76
19
8
1715
21
5
1
1312141618
U304
74LVC2G126
2
8
5
6
7
1
3
4
VCC
A2 Y2
GND
Y1A1
OE1
OE2
R331 27
47pFC330
C331 47pF
10K
R37
6
DNI
0R3740R375
10K
DNI
R37
7
TP325TP328TP324 TP327
0R350
DNIR344 0
Pi_Power_IO
0R367 DNI
R368 DNI0
0R366R365 0
RFU_PIN
BAT_RTC
PPS
RF_GPS
SPI1_MOSI
SPI1_CLKSPI1_MISO
SPI1_MRDY
CARD_DETECT_IOT0
IOT0_GPIO1IOT0_GPIO2
UART1_TX
UART1_TX
UART1_TX
UART1_RX
UART1_RX
UART1_RX
UART1_CTS
UART1_CTSUART1_RTS
UART1_RTS
IOT0_GPIO4
RF_DIV
PCM_IN_IOT
PCM_CLK_IOT
PCM_OUT_IOTPCM_SYNC_IOT
USB3_CN_D+
USB3_CN_D-
RF_MAIN
USB_CONSOLE_D+
USB_CONSOLE_D+USB_CONSOLE_D-
USB_CONSOLE_D-
System_reset
SDA_EXPSCL_EXP
IOT0_SDA
USB_IOT_D+
USB_IOT_D+
USB_IOT_D-
USB_IOT_D-
USB_EXT_D+USB_EXT_D-
SPI2_CLK_WIFI_3V3SPI2_MISO_WIFI_3V3SPI2_MOSI_WIFI_3V3
ADC2
WP_GPIO_1
WIFI_UART1_RXWIFI_UART1_TX
WIFI_UART1_RTSWIFI_UART1_CTS
GPIO_1_EXP
SPI2_SRDY_WIFI_3V3
WIFI_I2C0_DATAWIFI_I2C0_CLK
RESET_WIFI_3V3
CARD2_DETECT
IOT0_GPIO3
WIFI_UART0_RX
WIFI_UART0_TX
RX_FTDI
IOT0_SCL
MTK_TO_WP_UART_EN
MTK_TO_WP_UART_EN
RESET_WIFI_1V8
WP_GPIO_5_wakeable
ADC0
UART2_TXUART2_RXUART2_RTSUART2_CTS
RTS_FTDI
UART2_TX_3V3
CTS_FTDI
TX_FTDI
UART2_RX_3V3UART2_RTS_3V3UART2_CTS_3V3
SD_CLK_IOTSD_CMD_IOTSD_D3_IOTSD_D2_IOT
WP_GPIO_2
WP_GPIO_4_wakeable
WP_GPIO_3
WP_GPIO_1_lvl
WP_GPIO_1_lvl
WP_GPIO_8_lvl
WP_GPIO_8_lvl
PWM_OUT
SPI2_CS2_RPI_3V3
GPIO_EXP_RPI_2
WiFi_HL_RESET_1V8
RESET_IN_CF3
GPIO_0_EXP
CONS_DIR
PWM_OUT_3V3
PWM_OUT_3V3
SPI2_CS1_RPI_3V3
USB_CONS_D-USB_CONS_D+
UART0_TX_EXP
UART0_TX_EXPUART0_RX_EXP
UART0_RX_EXP
WP_GPIO_7WP_GPIO_8
WP_GPIO_7_lvl
WP_GPIO_3_lvl
WP_GPIO_3_lvl
GPIO_EXP_RPI_3
GPIO_EXP_RPI_1
ADC1
RFU_PIN
ADC1_WIFIADC2_WIFI
SD_D0_IOTSD_D1_IOT
WIFI_GPIO00
WiFi_HL_RESET
RESET_IOT0
WP_GPIO_2_lvl
WP_GPIO_2_lvl
SPI2_SRDY_WIFI_1V8
Input to WP
UART2_TX_3V3
MTK_TO_WP_UART_ENOutput from WIFI
CONS_DIRInput to WIFI
VBACKUP/DISCHARGE
RTC Backup Battery
USB CONN
IOT#0
FTDI to Serial
Active Antenna Supply
USB HOSTMAIN CF3 Socket
Main Antenna
Diversity
GPS
FTDI has ESD protecton
Output from WP
Input to HLOutput from HL
TX_FTDIRX_FTDIRTS_FTDI
STATUS
CTS_FTDI
WIFI_UART0_RX
Keep TP close to each other
L
L UART <---> WP CONS
30mS to discharge 47uF@1V8
WIFI_UART0_TX
From dip switchInput to HLOutput from HL
UART2_RX_3V3
UART2_TX_3V3
UART <---> MTK CONS
WP CONS <---> MTK CONS
H
H X
L
26 pin Raspberry Pi Compatible3.3V capable
Low Power I/O1.8V capable
1.8V capableIoT Connector
3.3V capable, multi function configurableReal Time IO
0
R44
1
820
R413
SW400
SKTDLDE010
1
43 5
2
0
R46
1D
NI
10K
R43
6
VCC_3V3
CTO Office
Ashish Syal
See P1See P1
MANGO RED4
09-07-2018_12:02
2500927 10
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
0.05
pF
D40
0
DNI
RT
433
5%10KT
VCC_1V8
VCC_1V8
4.7K
R42
8
R41
9
4.7K
R42
1
4.7K
DNI
100K
R40
2
DNI
1%10K
R41
1
C40
0
100n
F
R42
9
4.7K
5
1
3V
U400243
IN RESETNCGND CD
R43
1
4.7K
1-1571983-1
1
12134
87
115
2 15
610
16
3
SW401
14
9
R42
3
4.7K
4.7K
R43
0
VCC_1V8
0R418
100
R45
9
5%
0R416R417 0
C40
3
100n
F
VCC_1V8
100n
F
C40
4
R427 00R426
C402
100nF
TCA9546A
12
U404
2
516
109
1
3 11
714
4
15
8
6
13
VCC
SDASCL
RESET
A0A1A2
GND_2
SD0SC0
SD1SC1
SD2SC2
SD3SC3
VCC_1V8
VCC_1V8
LED GREEN
D402
4
3
U401
2
61 A VCC
B
GND
Y
VCC_3V3
VCC_1V8
47K
DNI
R40
3
D401
LED GREEN
VCC_3V3
330
R409
1%
VCC_1V8
U402
32
6
41 A VCC
B
GND
Y
5%10
KR
425
C40
1
100n
F
VCC_3V7
R400
0
47K
R40
1
100
R410
5%
100nF
C405
3Q405
4
5
NPN
R49
5
0
0R467
R435
820
D410
R46
0
0D
NI
DNI
R42
210
K
Q400
NPN
2
6
1
NPN
Q400
5
4
3
VCC_1V8
6
7
24AA32AF-I/MNY
U1007
5
2
3
1
4
8A0
A1
A2
VSS
VCC
WP
SCL
SDA
R440 0 DNI0R439 DNI
10KR462
SKTDLDE010
SW402
53
21
4
VCC_3V3
R463 10K
VCC_3V3
C406
100nF
DNI
R45
6
47K
VCC_1V8
330
R458
1%
R45
7
47K
VCC_1V8
DNI
0
R442
VCC_1V8
R45
5
47K
U405
42
6
3
1 A VCC
B
GND
Y
DNI5%
R445
100
C45
0
100n
F
VCC_I2C_M
VCC_3V3
VCC_3V7
R45
010
K
R405
0
4.7K
R42
0
VCC_I2C_M
10K
R45
1
0R
464
0
DNI
R46
5
VCC_3V3
VCC_3V3
VCC_I2C_M
R475
0 DNI
DNI
R47
6
47K
VCC_1V8
R477
820VCC_3V3
DNI
4.7K
R46
6
VCC_I2C_M
VCC_3V3
SFMC-105-02-L-D-TR
DNI
CN4001
786
2
10
35
4
9
VCC_1V8CN401
76
10 9
DNI
32
58
14
SFMC-105-02-L-D-TR
100K
R43
2
R40
4
5%47K
TP1_BOOT
GPIO1/I2C1_CLKGPIO5/I2C1_DATA
PWR_ON
PWR_ON
IOT0_GPIO4
2G_TX_ON
WP_LowPower_Reset
WP_LowPower_Reset
System_reset
System_reset
System_reset
System_reset
GPIO_IOT0_RESET
charger_I2C_DATA
SDA_EXPSCL_EXP
Hub_I2C_DATA
IOT0_SDA
BATT_TS+
WIFI_I2C0_DATA
WIFI_I2C0_DATA
WIFI_I2C0_CLK
WIFI_I2C0_CLK
RESET_WIFI_3V3
RESET_IN
RESET_IN
RESET_IN
Power_Fail_Indicator
IOT0_GPIO3
GPIO_WIFI_RESET
IOT0_SCL
Hub_I2C_CLK
Expansion1_I2C_DATAExpansion1_I2C_CLK
charger_I2C_CLK
RESET_WIFI_1V8
WiFi_HL_RESET_1V8
RESET_IN_CF3
RESET_IN_CF3
VCC_3V7_ULPM
CONS_DIR
LowPower_RESET
WP_GPIO_7_lvlLED_CARD_DETECT_IOT0
HL_MODE
HL_MODE
RESET_IOT0
WIFI_UART1_TX_MTK
MT4697D recovery mode Enable
I2C Address = 71H
OPHW Platform RESET
SYSTEM RESET
I2C Address = 1110001b
RESET_IOT0
CONTROL SWITCH
LEDs
R403 = ON , R404 = DNI --> System_reset is High during startup and when LowPowerReset = HiZR403 = DNI , R404 = ON --> System_reset is Low during startup and when LowPowerReset = HiZ
Addr 51h = EEPROM with Board ID
Do not change valueThis is simulating a Thermistor
SET VCC_I2C_M = 3V3 when using MTK I2C lineDisconnect I2C from AUDIO CODEC as well
USE for WP ULPM
RESET_WIFI/BT
USE for WP and HL
(SWD_CLK)
uC DEBUG
(SWD_DAT)
(SWD_DAT)
(SWD_CLK)
U570
14
21
16
SN74LVC245ARGYR
13
15
18
11
17
10
12
9
8
20
5
2
7
6
3
1
4
19DIR
OE_n
A1
A2
A3
A4
A5
A6
A7
A8
VCC
GND
B1
B2
B3
B4
B5
B6
B7
B8
GND_PAD
R57
4
1K 5%
R52
0
DNI
10K
R50
8
10K
VCC_1V8
R50
9
10K C520
100nF
R50
7
0%0
MICBIAS
C50
9
4.7u
F
R501
00%
MICBIAS
C51
9
4.7u
F
C51
2
4.7u
F
C51
3
4.7u
F
VC
C_1
V8
VCC_3V3
TP500
C50
5
100p
FC
506
100p
FVCC_1V8
TS3A5018RSVR
16
13
1
14
15
U501
2
6
V+
EN!
IN
NC1NO1COM1
NC23
GND
NO2 4
COM25
NC39
NO38
COM37
NC412
NO411
COM410
VC
C_1
V8
R500
1%2.2K
4.7u
F
C51
4
1%20KR504
L506
0HMIC_OMTP
L500
0H
L501
0H
C501
100pF
C51
0
100p
F
MIC_CTIA0H
L505
0H
L507
MIC_CTIA
L503 22nH
22nHL502
C50
210
0pF
C50
010
0pF
2
4
CN500
3.5MM AUDIO JACK
61
3
5
0
MIC_CTIA
R50
5
5250092718-06-2018_15:26
Ashish Syal
10
See P1See P1
MANGO RED
CTO Office
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
100p
F
C51
1
MIC_CTIA
22pF
C50
8
22pF
C50
7
2.2u
F
C51
5
C51
7
100n
F
C503
1uF
MIC_OMTP
L504
0H
1uF
C504
A5
WM8944BECS/R
U500
E4A3
D4D5
B2B1A2
A4
A1B5E2
C2E1
E3C5
B4
E5
D3
C4
D2
D1
C1
C3
B3
CS/GPIO1 DCVDDSDASCLKCIFMODE
VBINAUXIN1/DMICDAT
LRCLK
DACDATBCLK
MCLK
DBVDDLDOVDDSPKVDD
LINEOUTSPKOUTNSPKOUTP
VBOUTMICBIAS
GND
VBREFR
VMIDCLDOVOUTADCDAT
0HL508
100n
F
C51
8
MIC_OMTP
R50
6
0
100p
F
C51
6 MIC_OMTP
R516 00R515
C57
0
100n
F
VC
C_1
V8
10K
R57
0
Q570
NPN
1
2
6
1%820K
R57
2
0R
573
VCC_1V8
UIM2_VCC
R5800
R5810
0 R582
R5830
0 R584
R5860
0 R585
R5870
PCM_OUT
PCM_CLK
SYSTEM_CLK
GPIO1/I2C1_CLKGPIO5/I2C1_DATA
VCC_1V8
PCM_SYNC
PCM_IN
PCM_IN_IOT
PCM_CLK_IOT
PCM_OUT_IOT
PCM_SYNC_IOT
SPK+
SPK+
MIC-
MIC-
M-
M+
SP+
SPK-
SPK-
SP-
PCM_SYNC_Codec
PCM_SYNC_Codec
PCM_OUT_CODEC
PCM_OUT_CODEC
PCM_CLK_CODEC
PCM_CLK_CODEC
PCM_IN_CODEC
PCM_IN_CODEC
MIC+
MIC+
PCM_EXP1_SEL
PCM_EXP1_ENn
UART2_TX
UART2_RX
UART2_RTS
UART2_CTS
SD_D3_IOT
SD_D2_IOTUIM2_DATA
UIM2_CLK
UIM2_RST
HL_MODE
SD_D0_IOT
SD_D1_IOT
UART1_RI
UART1_DTR
UART1_DCD
UART1_DSR
HL78_UART0_RTS
HL78_UART0_RTS
HL78_UART0_CTS
HL78_UART0_CTS
HL78_UART0_RX
HL78_UART0_RX
UART1_RI_IOT
UART1_RI_IOT
UART1_DTR_IOT
UART1_DTR_IOT
HL78_UART0_TX
HL78_UART0_TX
UART1_DSR_IOT
UART1_DSR_IOT
UART1_DCD_IOT
UART1_DCD_IOT
HL78_MODE_ON
HL78_MODE_ON
Audio CodecDefault config = PCM to mangoh Red Codec
PCM Expansion #1
Audio Source Selection
Share footprint
Share footprint
Changed original power config
I2C address 00011010bI2C address 1Ah
DNI when using MTK to drive I2C bus
Output from WP
Output from WP
Input to WP
Output from WP
0R645
C62
410
0nF
UIM1_VCCUIM2_VCC
1%R63
2
100K
VCC_2V95
VCC_2V95
VCC_2V95
VCC_3V3
C60
0
1uF
VCC_2V95
C60
2
1uF
2.95V253
14U600
VIN VOUT
CEGND
SLUG
VCC_1V8_ULPM
See P1
CTO Office
250092714-09-2017_13:33
See P1
6
Ashish Syal
MANGO RED10
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
G4
G5
G6
G1
G8
G7
G2
CN600
G3
GND
GND_2
GND_3
GND_4
GND_5
GND_6
GND_7
GND_8
C60
5 DNI
4.7u
F
UIM1_DATA R611 0
5
67
eSIM MODULE
DNI
21
8
9
U603
34
VCC
NC1CLK
NC2DATAGNDSLUG NC3
RESET
DNI
R60
4
15K
5%
R600
33
1nF
DNI
C60
6
5
4
3
D601
1.6pF
76
8
21IO1
IO2
VBUS
IO3
GND
IO4IO5IO6
GND
T2
T1
T8
T6
CN600
S/W
T7
T5
T4
T3
VDD
CLK
CMD
CARD_DETECT
VSS
DAT0
DAT1
DAT2
CD/DAT3
CN600
S8
S3
S2
S5
S4
S6
S1
S7
VCC
VPP
RESERVED
GND
RST
CLK
I/O
RESERVED_2
100n
FC
604
R60
247
K
47K
R60
3
47K
R60
6
R60
747
K
C60
1
100n
F
47K
R60
1
0.5p
F
D60
0
4 6
5
1 3
VCC_3V3
VCC_1V8
SD_D0_IOT
SD_D1_IOT
SD_D2_IOT
SD_D3_IOT
SD_CMD_IOT
SD_CLK_IOT
SD_D0_CARD
SD_D1_CARD
SD_D2_CARD
SD_D3_CARD
SD_CMD_CARD
SD_CLK_CARD
D4
D5
TXS02612ZQSR
A1
C4B4C2
E4
C5
A2D2
A5
B5
C1
D1
E2
E5
C3
A3
U610
D3
E1
E3
B3B1
A4
VCCAVCCB0VCCB1
DAT0ADAT1ADAT2ADAT3A
CMDACLKASEL
GND
DAT0B0DAT0B1
DAT1B0DAT1B1
DAT2B0DAT2B1
DAT3B0DAT3B1
CMDB0CMDB1
CLKB0CLKB1
GND_2
VCC_2V95
R61
00
DN
I
0R
612
C610
100nF
2
Q600
NPN
3
1
VCC_2V95
10K
R69
2
5%
R67
1 DNI
10K
5%
VCC_1V8
10K
R67
2
5%
IOT0_GPIO1
CARD1_DETECT
SD_CMDSD_CLK
SD_D1SD_D2
SD_D0
SD_D3
SD_CLK_IOT
SD_CMD_IOT
SD_D3_IOT
SD_D2_IOT
UIM1_DATA
UIM1_DATA
UIM1_CLK
UIM2_DATA
UIM1_RESET
UIM2_CLK
UIM2_RST
SD_D0_CARD
SD_D0_CARDSD_D1_CARD
SD_D1_CARD
SD_D2_CARD
SD_D2_CARD
SD_D3_CARD
SD_D3_CARD
SD_CMD_CARD
SD_CMD_CARD
SD_CLK_CARD
SD_CLK_CARD SD_D0_IOT
SD_D1_IOT
SDIO_SEL_LVL
SDIO_SEL_LVL
SDIO_SEL
DNI
SDIO Expansion
UIM1
SD CONNECTOR
SIM card detected only if present at startup
UIM1_DETECT
ESIM
SD detect
0R755
R724 10K
C72
0
100n
F
DNI
100n
F
C72
1
VCC_1V8_ULPM
VDD_3V3BYP
VCC_1V8
C715
100nF
R72
3
1%10K
VCC_3V3
VCC_1V8
VCC_1V8_ULPM
VCC_1V8
DNIR754 0
0R725
0R778
U704
11
4
12
BMI160
1014
1
5
6
83
13
2
97
VDDVDDIO
SDOSCxSDxCSB
INT1INT2
GNDGNDIO
ASDxASCx
OCSBOSDO
ADC2
DNI
R73
110
K
VCC_1V8_ULPM
R73
5
10K
VCC_3V3
R753 0
R777
10KDNI
0.1%
VCC_1V8
VCC_1V8
OSC700
NZ3225SA-26MHz
1 3
26MEGHz
24
EN OUT
GN
DV
DD
1%
R710
12K
C700
100nF
1%
R700
10KVCC_1V8
VBUS_EXTVBUS_IOT0
1uF
C710
VCC_5V0
OCS_N
IC2026
U702
1
6
53
7
8
4
2ENA
FLGA
FLGB
ENB
IN
OUTA
OUTB
GND
DNI
10K
R72
2
1%
VD
D_3
V3B
YP10
K1%R70
8
DNI
R70
4
1%10K
R70
3
10K
DNI
1%
C70
2
100n
F
DNI
D3
E1
USB3503A
A1
C2
A4
C3
U701
D1
D2
B1
A2
C1
B4
E3
A5
E5
B3
A3
D4
E2
C4
E4
D5
B5
B2
C5
VD
D_C
OR
E_R
EG
VB
ATREFCLK
SCLSDA
RESET_N
VDD33_BYP_2
HUB_CONNECT
INT_N
REF_SEL0REF_SEL1
PORT_PWROCS_N
DATASTROBE
USBDN1_DPUSBDN1_DM
USBDN2_DPUSBDN2_DM
USBDN3_DPUSBDN3_DM
RBIAS
VDD33_BYP
VDD12_BYP
VSS
VCC_3V3
C70
3
4.7u
FVCC_1V8
4.7u
F
C70
6
C70
8
4.7u
F 4.7u
F
C70
7
R70
5
10K
1%
VCC_1V8
1%10K
R70
1
10K
1%R70
2
C70
4
100n
F
VCC_3V3
18-06-2018_15:34
See P1
MANGO RED2500927
See P1
Ashish Syal
CTO Office
7 10
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
10K
1%R70
6
C70
5
100n
F
100n
F
C70
9
4.7uF
C788
33R1035
R10
33
47K
DNI R737 0R736DNI 0
0R733
33R1036
R10
34
47K
U1006
CP2130
12
5
21
624
2
17
123
25
10 15
1920
22
18
14
11
13
4
8
16
7
3
9
REGIN
RST
VBUSD+D-
VPP
NC
GNDEP
MISOMOSISCK
VDDVIO
GPIO0_ CS0GPIO1_ CS1GPIO2_ CS2
GPIO3_ CS3_RTRGPIO4_ CS4_EVTCNTR
GPIO5_ CS5_CLKOUTGPIO6_ CS6GPIO7_ CS7
GPIO8_ CS8_SPIACTGPIO9_ CS9_SUSPEND
GPIO10_ CS10 _SUSPEND
0R732
10K
DNI
1%R71
5
VCC_3V3
R74
0 0
C701
100nF
1%
DNI
10K
R74
4
0R793 DNI
R794 DNI0
9
2120
16
U1004
19
1529
SX1509IULTRT
22
2
1826
6
17
25
28
12
1
10
23
1413
5
24
3
11274
VDDM
OSCIO
NRESET
SCLSDA
ADDR1ADDR0
GNDGND_2
VCC1I/O_0I/O_1I/O_2I/O_3I/O_4I/O_5I/O_6
7
I/O_78
VCC2I/O_8I/O_9
I/O_10I/O_11I/O_12I/O_13I/O_14I/O_15
NINT
SLUG
BMP280
U705
3
71
4
5
8
2
6 VDDVDDIO
CSB
GND1
SCKSDI
SDO
GND2
0 R796
DNI
100n
F
C72
3
100n
F
C72
2 R726 10KDNI
10KR727 VCC_1V8
U706
1
PNJ4K01F
6
432 5
VCC IOUT
GND_4GND_1GND_2 GND_3
R7950
10K
DNI
R78
1
R78
2 0 DNI
0R739
C72
5
100n
F
VCC_3V3
VCC_3V3
R786 0
DNI
R798 0
HSIC_DATAHSIC_STRB
GPIO1/I2C1_CLK
GPIO1/I2C1_CLKGPIO5/I2C1_DATA
GPIO5/I2C1_DATA
USB_WIFI_D+
USB_WIFI_D+
USB_WIFI_D-
USB_WIFI_D-
System_reset
System_reset
Hub_I2C_DATA
PCM_EXP1_SEL
USB_IOT_D+USB_IOT_D-
BattChrgr_INT_N
USB_EXT_D+USB_EXT_D-
OCS_N
OCS_N
SPI2_CLK_WIFI_3V3
SPI2_MRDY_WIFI_3V3
SPI2_MISO_WIFI_3V3SPI2_MOSI_WIFI_3V3
ADC2
WIFI_UART1_TX
SPI2_SRDY_WIFI_3V3
WIFI_I2C0_DATA
WIFI_I2C0_CLK
RESET_WIFI_3V3
Power_Fail_Indicator
Hub_I2C_CLK
Expansion1_I2C_DATAExpansion1_I2C_CLK MTK_TO_WP_UART_EN
GPIOEXP_INT1
WP_GPIO_5_wakeableWP_GPIO_4_wakeable
SPI2_CS2_RPI_3V3
GPIO_EXP_RPI_2
CONS_DIR
SPI2_CS1_RPI_3V3
Generic_Push_Button
SENSOR_INT2
SENSOR_INT2
SENSOR_INT1
SENSOR_INT1
ADC3
LED_CARD_DETECT_IOT0
GPIO_EXP_RPI_3
GPIO_EXP_RPI_1
SDIO_SEL
BattGauge_Int
LIGHT SENSOR
I2C Address = 68h
ACCELEROMETER AND GYROSCOPE
EN MTK recovery mode from WP
USB 3503
I2C Address = 3Eh
I2C Address = 0111110b
GPIO Expander#1
USB Downstream Power
I2C address: 00001000bI2C address: 08h
I2C Address = 1110110bI2C Address = 76h
PRESSURE SENSOR
3.3V LEVEL
1uF
C80
4C80
0
22uF
C80
5
10uF
C3
C2
B1
A1
B3
A2
B2
A3
C1
U804
BQ27426
SCL
SDA
GPOUT
SRN
SRP
BAT
BIN
VDD
VSS
POST TERMINAL STRIP
CN804
23
1
DNI
0R825
L800
1
3
4
20H
R822
820
R828
1%10m
DNI
R826
0
0
R820
R85
110
K
BATT_TS+
USB_VBUS10
uF
C80
3
10 9 8
CN801
7 6
54
1
32VBUS
D-D+ID
GND
CASE GND
REGN_BATT
USB_VBUS
4
5
3
D800
1
6
2D-D+
VBUS
ID
NC GND
V_IN
1uF
C80
2
10uF
C80
8
V_BATT
PW
R_G
ND
_BQ
PWR_GND_BQ
DNI
47K
R81
1
USB_VBUS
B2B-PH-K-S
CN80212
V_SYS_BATT
1%
DNI
R80
7
10K
PW
R_G
ND
_BQ
V_SYS_BATT
15K
1%
DNI
R81
3
V_SYS_BATT
V_SYS_BATT
DNI
D80
1
47uF
C81
2
V_BATT
PWR_GND_BQ
C81
1
100n
F
PWR_GND_BQ
V_IN
L801
3.3uH
0H
L802
1%R81
4
150
R81
0
300
DNI
VCC_3V7
REGN_BATT
47nF
C806
1%10K
R80
6
V_SYS_BATT
10K
R80
5
1%
DNI
10K
1%R80
3
15
22
U800
18
12
13
16
25
11
BQ24296RGER
14
10
6
8
1924
21
2
4
17
23
20
7
5
1
9
3
VBUS_1VBUS_2
PMID
PG_n
STAT
SDASCL
INTOTG
CE_nPSEL
PGND_1
SW_1SW_2
BTST
REGN
SYS_1SYS_2
BAT_1BAT_2
ILIM
TSQON
PGND_2PGND_3
DNI
1%10K
R80
4
R80
2
10K
1%
17-07-2018_14:41
82500927
See P1 See P1
MANGO RED
Ashish Syal
CTO Office
10
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
5.23
K1%R81
630
.1K
R81
5
1%
C81
0
4.7u
F
R80
9
1%
DNI
10K
REGN_BATT
R80
8
10K
1%
R81
2
DNI
1%10K
REGN_BATT
220n
F
C80
7
220n
F
C80
9
V_BATT_CONN
PWR_GND_BQ
TP804
TP805
TP803TP802
220n
F
C80
1
PWR_GND_BQPWR_GND_BQPWR_GND_BQ
D803
VCC_3V3
0%
R827
0
V_BATT_ULP
V_BATT_ULP
C81
8 DNI
10uF
USB_VBUS_CONSOLE
V_BATT_CONNV_BATT_ULP
4.7u
F
C82
0
100n
F
C82
1
C822
1uF
BattGauge_Int
R85
010
K5%
VCC_3V3
USB_D-USB_D+
charger_I2C_DATA
charger_I2C_DATA
BattChrgr_PG_N
STAT_BATT
BattChrgr_INT_N
BATT_TS+
USB_CN_D+USB_CN_D-
USB_ID
USB_ID
V_IN
charger_I2C_CLK
charger_I2C_CLK
BattGauge_Int
Raplace to 10uF for USB compliance
Main or uUSB-Power connectors
VBUS ESD protected through D800
Power can come from either
CF3 Main USB
I2C address 6BH
* For High Reliability systems use the
together using Pin 25 as connection pointConnect PWR_GND_BQ and Main ground
measured to monitor total * Voltage on ILIM can be
PCB layout note
WD feature of BQ24292i
PSU Front End and 3.7V DC/DC converter
input current on device
Default value 2.2uH
Place as close as possible
I_lim_max = 3.5A
I2C address 55H
Notes:
INPUT VOLTAGE = 5V
Ideal battery should have a 103-AT thermistor insideIf using battery with no thermistor then short Pin1 and Pin2 of CN1203
I2C address 1010101b
360K
R91
1
1%
0R
970
DN
I
TP907
L906
0%0
V_IN0 DNI
R940
0%
U903
243
51 VIN VOUT
CE VSSNC
VGPIO
C2C1
U1005
5.0V
A1A3
B2B1
C3B3
A2VIN VOUT_1VOUT_2
BP
SW_1
EN
SW_2
GND_1GND_2
TP903
TP902
9
11
7
TPS62420
U901
8
1
10
5
4
63
2
VIN
FB1
SW1
MODE/DATA
EN1
EN2DEF1
SW2
ADJ2
GND
GND_SLUG
0H
L903
100n
F
C91
0
0H
L902
C91
5
DNI
100n
F
L904
2.2uH
2.2uH
L905
C90
4
100n
F
C90
1
100n
F
L901
0H
VCC_3V7
TP901
DNI
C91
1
10nF
51K
R901
5%
5%
R904
10K
180K
1%R91
2
C92
7
22uF
10uF
C90
6
100n
F
C93
2
L907
0H
C93
1
100n
F
VCC_1V8
820K
1%R91
0
180K
R913
1%
TP906
100n
F
C91
7
DNI
VCC_3V3
100n
F
C93
0
C92
9
100n
F
C926 22uF
22uF
C92
8
22uFC924
C92
5
56pF
100n
F
DNI
C91
9
C91
6
100n
F
DNI
TP904
TP905
100n
F
DNI
C91
8
100n
F
DNI
C90
7
See P1
Ashish Syal
18-06-2018_15:33
10
MANGO RED
CTO Office
See P1
2500927 9
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which
is proprietary to Sierra Wireless Inc. and is
licensed pursuant to Creative Commons
Attribution 4.0 International License.
Copyright (C) 2016
VBATT_MAIN_Supply
100n
F
C91
4
C91
2
47uF
VBATT_BB
VBATT_RF
100n
F
C91
3
47uF
C90
8C
905
DNI
100n
F
1.5m
F
C92
2
VBATT_MAIN_Supply
0%
R902
0
0%0 DNI
R903
1%
DNI
33K
R90
6
220K DNI
R90
5
1%
47uF
C92
0
C93
3
100n
F
C92
1
100n
F
R900
DNI
33K1%
47nF
C90
9 DNI
VCC_3V7
100n
F
C90
0
C90
2
100n
F
DNI
14
TPS7A7300
18
4
8
2
U900
3
2019
125
1716
21
1
13
15 IN_1IN_2IN_3
EN
SS
50mV100mV
6
200mV7
400mV9
800mV10
1.6V11
OUT_1OUT_2OUT_3
PG
SNSFB
NC
GND_1GND_2GND_3
C90
3
10uF
0H
L900
100n
F
C94
0
C94
1
100n
F
1uF
C94
5
1uF
C94
3
VCC_1V8_ULPM
C95
2
10uF
VCC_3V7
0H
L910
C95
0
100n
F
100n
F
C95
1
L911
1uH
C95
5
10uF
100n
F
C95
3
VCC_5V0
L912
0H
100n
F
C95
4
TP910
DCDC_shutdown
EN_LDO
VCC_3V7_ULPM
3V3 and 1V8 Buck * 5V0 Boost
Vout = 3.8V
CF3 LDO
U1001
MX25L3233FM1I-08G
1
6
5
7
3
8
4
2CS#
SO/SIO1
WP#/SIO2
GND
VCC
HOLD#/SIO3
SCLK
SI/SIO0
0R1068
2.7p
F
C10
60
C10
39
1.5p
F
DNI
DNI
C10
35
1.5p
F
C10
36
1.5p
F DNI
R1098
2.7pF
FIL1000
2450MHz
6
2
3
4
1
5
INPUTOUT
GND NC
GND/DC
C10
61
100p
F
TP1024
ANT1000
WLA.012 3
1 FEED
CTO Office
18-06-2018_15:30
102500927
See P1
Ashish Syal
10
MANGO REDSee P1
PROJECT
SCHEMATIC
DATE/TIME
PAGE
SITE
LEAD ENGINEER
REV SCH REV PCB
1 2 3 4 5 6 7 8 9 10 11
A
B
C
D
E
F
G
H
I
J
OF
This document contains information which is
proprietary and confidential to Sierra Wireless
Inc. Disclosure to Persons other than the
officers, employees, agenst or subcontractors
of the company or licensee of this document
without the prior written permission of Sierra
Wireless Inc. is strictly prohibited.
Copyright (C) 2016
2.2p
F
C10
87
VCC_3V3
0
R1006
C10
22
2.2u
F
C10
06
100p
F
10pF
C10
29
VCC_3V3_WIFI_RF
C1088
0%0
C10
23
2.2u
F
10pF
C10
28
22pF
C11
00
VCC_3V3_WIFI_RF
VCC_3V3_WIFI_RF
C10
24
2.2u
F
10pF
C10
27
MT7697
69 68 67 65 6466 63 62 U1000
30
5559 58
48
57
51
44
53
49
39
61
47
41
40
43
54
38
50
42
5637
52
36
46
35
34333231
60
45
13
2919
11
27
14
25
6
7
10
9
2623
17
24
15
8
5
4
1
2818 2220
12
21
16
2
3
AVDD33_WF0_A_PA
AVDD16_WF0_AFE
AVDD16_XO
XO
GPIO0
GPIO1
GPIO2
GPIO3
GPIO4
GPIO5
GPIO6
GPIO7
DVDDIO_0
DVDD11_0
GPIO24
DVDDIO_1
DVDD11_1
GP
IO25
GP
IO26
RT
C_3
V3
RT
C_3
2K_X
O
RT
C_3
2K_X
I
PM
U_E
N_R
TC
GP
IO32
GP
IO31
GP
IO27
GP
IO30
GP
IO28
GP
IO29
PM
U_D
IO33
_OU
T
AV
DD
25_A
LDO
_OU
T
PA
D_P
MU
_EN
_WF
ISO
_IN
T_P
MU
_EN
AV
DD
45_M
ISC
PAD_PMU_TEST
VCORE
AVDD16_CLDO
V2P5NA
AVDD45_BUCK
LXBK
AVSS45_BUCK
ADC_GND
ADC_PWR
GPIO60
GPIO59
GPIO58
GPIO57
DVDDIO
DVDD11_2
GPIO39
SYS_RST_N
GP
IO38
GP
IO37
GP
IO36
GP
IO35
GP
IO34
GP
IO33
RF
IP
AV
DD
33
AV
DD
16
WF
0_R
XG
_AU
X_I
N
AV
DD
33_W
F0_
G_P
A
WF
0_G
_RF
ION
WF
0_G
_RF
IOP
AV
DD
33_W
F0_
G_T
X
WF
0_R
XA
_AU
X_I
N
AV
DD
33_W
F0_
A_T
X
WF
0_A
_RF
IO
EP
AD
VCC_3V3_WIFI_RF
C10
20
100n
F
C10
98
10pFDN
I
VC
C_3
V3_
WIF
I_R
F
VC
C_3
V3_
WIF
I_R
F
VCC_1V6
C10
21
1uF
3
26MEGHz
2 4
1
Y1000
GND
C10
30
100p
F
1
32
CN1000
1uF
C10
32
C10
25
4.7u
F
C10
31
10pF
36
R1007
1%
AVDD16_XO
DVDD11
C10
19
100p
F
100p
F
C10
33
C10
26
100p
F
C10
16
1uF
C10
18
1uF
AVDD25
VC
C_1
V6
VC
C_3
V3_
WIF
I_R
F
C10
15
470p
F
DVDD11
C10
14
100n
F
DVDDIO
AVDD25
L1000
2.2uH
10uF
C10
17
VCC_1V6
100nF
C1012
10uF
C10
13
VCC_3V3
C10
10
2.2u
F
1uF
C10
11
VCC_1V6DVDD11
4.7u
F
C10
08
VCC_3V3
C10
05
10uF
100n
F
C10
03
470n
F
C10
04
100n
F
C10
00
470n
F
C10
01
DNI
10pF
C10
02
VCC_1V6
AVDD16_XO
DVDD11
R10
05
10K
5%
DVDD11
DVDDIO
DVDDIO
DNI
R10
01
5%10K
DNI
R10
00
5%10K
10K
R1079
5%
10K5%
R1077
VCC_3V3
R10
03
10K
5%
R10
02
10K
5%
DVDDIO
DNI
C10
09
4.7u
F
100n
F
C10
07R10
04
10K
5%
VCC_3V3
C10
45
DN
I
10pF
5%
R1032
10K
74LVC2G126
7
6
8
4
5
1
2
U1010
3
VCC
A2 Y2
GND
Y1A1
OE1
OE2
R1071
00%
DNI
C10
53
1.5p
F C10
63
1.5p
F
DNI
10pF
C1099
1pF
C10
34
L102
6
2.2n
H
DVDDIO
AV
DD
25
VC
C_3
V3
TP1025
DNI10K
R1030
5%
TP
1021
TP
1022
TP
1023
5%10K
R10
31
10K
R1069
5% DNI
VCC_3V3
TP1000
TP1001
TP1002 TP1004
TP1003
VCC_3V3
DNI0R1078
1.2nH
L1002
0R1091WIFI_GPIO00
RESET_WIFI_3V3 0DNIR1092
74LVC2G126
5
7
U1020
2
4
81
3
6
VCC
A2 Y2
GND
Y1A1
OE1
OE2
10K
5%
R10
51
1.5p
FC
1065
DNI
VCC_3V3_WIFI_RF
DNI
1.8p
F
C10
37
C10
38 DNI
1.8p
F
1.2nH
L1001
VCC_3V3
VCC_3V3
00%
R1087
2.4nH
L1087
WIFI_GPIO6
WIFI_GPIO6
SP
I2_C
LK_W
IFI_
3V3
SP
I2_M
RD
Y_W
IFI_
3V3
SP
I2_M
ISO
_WIF
I_3V
3
SP
I2_M
OS
I_W
IFI_
3V3
WF
_RF
_2G
_TR
X_P
WF
_RF
_2G
_TR
X_N
SPI_DATA3_EXT
SPI_DATA3_EXT
WIFI_UART1_RX
WIFI_UART1_TX
WIFI_UART1_RTS
WIFI_UART1_CTS
GPIO_1_EXP
SPI2_SRDY_WIFI_3V3
WIF
I_I2
C0_
DA
TA
WIF
I_I2
C0_
CLK
RESET_WIFI_3V3
RESET_WIFI_3V3
SPI_DATA0_EXT
SPI_DATA0_EXT
SPI_DATA1_EXT
SPI_DATA1_EXT
SPI_CS_EXT
SPI_CS_EXT
SPI_CS_EXT
SPI_DATA2_EXT
SPI_DATA2_EXT
SPI_CLK_EXT
SPI_CLK_EXT
WIFI_UART0_RX
WIFI_UART0_TX
GPIO_0_EXP
WIFI_GPIO60
ADC1_WIFI
ADC2_WIFI
WIFI_GPIO00
WiFi_HL_RESET
WIFI_UART1_RX_MTK
WIFI_UART1_RX_MTK
WIFI_UART1_CTS_MTK
WIFI_UART1_CTS_MTK
WIFI_UART1_TX_MTK
WIFI_UART1_TX_MTK
WIFI_UART1_TX_MTK
WIFI_UART1_RTS_MTK
WIFI_UART1_RTS_MTK
WIFI_UART1_RTS_MTK
PIN AVDD33_WF0_G_PA
GPIO37
26MHz XTAL
Close to Pin31, 43
PIN AVDD33_WF0_G_TXPIN AVDD33_WF0_A_TX
PIN 59 AVDD33
PIN AVDD33_WF0_A_PA
MT7697 Buffer HL Mode
AVDD16_WF0_TRX
Pin60 AVDD16
Close to Pin14, 17, 49
30mils
30mils
30mils
Normal Mode Op
26MHz XTAL config
Flash Normal Mode
32KHz Clock derived from XTAL
RF SECTION
Input to WIFI
Output from WIFI
GPIO39