4511 ic structure

8/12/2019 4511 IC structure

1/15

SCHS279D DECEMBER 1998 REVISED OCTOBER 2003

1POST OFFICE BOX 655303 DALLAS, TEXAS 75265

2-V to 6-V VCCOperation (HC4511)

4.5-V to 5.5-V VCCOperation

(CD74HCT4511)

High-Output Sourcing Capability

7.5 mA at 4.5 V (CD74HCT4511)

10 mA at 6 V (HC4511) Input Latches for BCD Code Storage

Lamp Test and Blanking Capability

Balanced Propagation Delays andTransition Times

Significant Power Reduction Compared toLSTTL Logic ICs

HC4511 High Noise Immunity,

NILor NIH=30% of VCCat VCC= 5 V

CD74HCT4511

Direct LSTTL Input Logic Compatibility,

VIL= 0.8 V Maximum, VIH= 2 V Minimum CMOS Input Compatibility, II 1 A

atVOL, VOH

description/ordering information

The CD54HC4511, CD74HC4511, and CD74HCT4511 are BCD-to-7 segment latch/decoder/drivers with fouraddress inputs (D0D3), an active-low blanking (BL) input, lamp-test (LT) input, and a latch-enable (LE) inputthat, when high, enables the latches to store the BCD inputs. When LE is low, the latches are disabled, makingthe outputs transparent to the BCD inputs.

These devices have standard-size output transistors, but are capable of sourcing (at standard VOHlevels) up

to 7.5 mA at 4.5 V. The HC types can supply up to 10 mA at 6 V.

ORDERING INFORMATION

TA PACKAGE ORDERABLE

PART NUMBER

TOP-SIDE

MARKING

CD74HC4511E CD74HC4511E

PDIP E Tube of 25CD74HCT4511E CD74HCT4511E

Tube of 40 CD74HC4511M

SOIC M Reel of 2500 CD74HC4511M96 HC4511M

55C to 125C

Reel of 250 CD74HC4511MT

Reel of 2000 CD74HC4511PWR

TSSOP PWReel of 250 CD74HC4511PWT

HJ4511

CDIP F Tube of 25 CD54HC4511F3A CD54HC4511F3A

Package drawings, standard packing quantities, thermal data, symbolization, and PCB design

guidelines are available at www.ti.com/sc/package.

Copyright2003, Texas Instruments Incorporated

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

1

2

3

4

5

6

7

8

16

15

14

13

12

11

10

9

D1

D2LT

BL

LE

D3D0

GND

VCCf

g

a

b

c

d

e

BCD

Inputs

BCD

Inputs

7-Segment

Outputs

CD54HC4511 . . . F PACKAGE

CD74HC4511 . . . E, M, OR PW PACKAGE

CD74HCT4511 . . . E PACKAGE

(TOP VIEW)

0 1 2 3 4 5 6 7 8 9

DISPLAY

a

b

c

d

e

f g


2/15


2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

FUNCTION TABLE

INPUTS OUTPUTS

LE BL LT D3 D2 D1 D0 a b c d e f g DISPLAY

X X L X X X X H H H H H H H 8

X L H X X X X L L L L L L L Blank

L H H L L L L H H H H H H L 0L H H L L L H L H H L L L L 1

L H H L L H L H H L H H L H 2

L H H L L H H H H H H L L H 3

L H H L H L L L H H L L H H 4

L H H L H L H H L H H L H H 5

L H H L H H L L L H H H H H 6

L H H L H H H H H H L L L L 7

L H H H L L L H H H H H H H 8

L H H H L L H H H H L L H H 9

L H H H L H L L L L L L L L Blank

L H H H L H H L L L L L L L Blank

L H H H H L L L L L L L L L Blank

L H H H H L H L L L L L L L Blank

L H H H H H L L L L L L L L Blank

L H H H H H H L L L L L L L Blank

H H H X X X X

X = Dont care Depends on BCD code previously applied when LE = L

NOTE: Display is blank for all illegal input codes (BCD > HLLH).

function diagram

7

1

2

6

5

4

D0

D1

D2

D3

LE

BL

LT3

VSS= 8

VDD= 16

13

12

11

10

9

15

14

a

b

c

d

e

f

g

Latch

Decoder

Driver

7-Segment

OutputsBCD

Inputs


3/15



logic diagram

15f

BL4

6

2

1

7

5

14

9

11

12

13 a

b

c

e

g

3LT

D3

D2

D1

D0

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

LE

D

D

D

D

Q

Q

Q

Q

Q

Q

Q

Q

Latch

Latch

Latch

Latch

LE

LE

10 d


4/15



absolute maximum ratings over operating free-air temperature (unless otherwise noted)

Supply voltage range, VCC 0.5 V to 7 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .Input diode current, IIK(VI< 0.5 V or VI> VCC+ 0.5 V) ) (see Note 1) 20 mA. . . . . . . . . . . . . . . . . . . . . . . .Output diode current, IOK(VO< 0.5 V or VO> VCC+ 0.5V) (see Note 1) 20 mA. . . . . . . . . . . . . . . . . . . . . .Continuous output source or sink current per output, IO(VO= 0 to VCC) 25 mA. . . . . . . . . . . . . . . . . . . . . . .

Continuous current through VCCor GND 50 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .Package thermal impedance, JA(see Note 2): E package 67C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .M package 73C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .PW package 108C/W. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Lead temperature (during soldering):At distance 1/16 1/32 in (1.59 0.79 mm) from case for 10 s maximum 265C. . . . . . . . . . . . . . . . . . . . .Unit inserted into a PC board (minimum thickness 1/16 in, 1.59 mm),

with solder contacting lead tips only 300C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .Storage temperature, Tstg 65 to 150C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and

functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions for HC4511 (see Note 3)

TA= 25CTA= 55CTO 125C

TA= 40CTO 85C UNIT

MIN MAX MIN MAX MIN MAX

VCC Supply voltage 2 6 2 6 2 6 V

VCC= 2 V 1.5 1.5 1.5

VIH High-level input voltage VCC= 4.5 V 3.15 3.15 3.15 V

VCC= 6 V 4.2 4.2 4.2

VCC= 2 V 0.5 0.5 0.5

VIL Low-level input voltage VCC= 4.5 V 1.35 1.35 1.35 V

VCC= 6 V 1.8 1.8 1.8

VI Input voltage 0 VCC 0 VCC 0 VCC V

VO Output voltage 0 VCC 0 VCC 0 VCC V

VCC= 2 V 1000 1000 1000

tt Input transition (rise and fall) time VCC= 4.5 V 500 500 500 ns

VCC= 6 V 400 400 400

NOTE 3: All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.


5/15



recommended operating conditions for CD74HCT4511 (see Note 4)


TA= 40CTO 85C UNIT


VCC Supply voltage 4.5 5.5 4.5 5.5 4.5 5.5 V

VIH High-level input voltage 2 2 2 VVIL Low-level input voltage 0.8 0.8 0.8 V

VI Input voltage VCC VCC VCC V

VO Output voltage VCC VCC VCC V

tt Input transition (rise and fall) time 500 500 500 ns

NOTE 4: All unused inputs of the device must be held at VCCor GND to ensure proper device operation. Refer to the TI application report,

Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

HC4511

electrical characteristics over recommended operating free-air temperature range (unlessotherwise noted)

PARAMETER TEST CONDITIONS VCCTA

= 25CTA= 55C

TO 125C

TA= 40C

TO 85C UNITMIN MAX MIN MAX MIN MAX

2 V 1.9 1.9 1.9

IOH= 20 A 4.5 V 4.4 4.4 4.4

VOH VI= VIHor VIL

6 V 5.9 5.9 5.9 V

IOH= 7.5 mA 4.5 V 3.98 3.7 3.84

IOH= 10 mA 6 V 5.48 5.2 5.34

2 V 0.1 0.1 0.1

IOL= 20 A 4.5 V 0.1 0.1 0.1

VOL VI= VIHor VIL

6 V 0.1 0.1 0.1 V

IOL= 4 mA 4.5 V 0.26 0.4 0.33

IOL

= 5.2 mA 6 V 0.26 0.4 0.33

II VI= VCCor 0 6 V 0.1 1 1 A

ICC VI= VCCor 0, IO= 0 6 V 8 160 80 A

Ci 10 10 10 pF


6/15



CD74HCT4511

electrical characteristics over recommended operating free-air temperature range (unlessotherwise noted)

PARAMETER TEST CONDITIONS VCCTA= 25C

TA= 55CTO 125C

TA= 40CTO 85C UNIT

MIN TYP MAX MIN MAX MIN MAX

IOH= 20 A

4.4 4.4 4.4

VOH VI= VIHor VIL IOH= 4 mA4.5 V

3.98 3.7 3.84V

IOL= 20 A

0.1 0.1 0.1

VOL VI= VIHor VIL IOL= 4 mA4.5 V

0.26 0.4 0.33V

II VI= VCCto GND 5.5 V 0.1 1 1 A

ICC VI= VCCor 0, IO= 0 5.5 V 8 160 80 A

ICCOne input at VCC 2.1 V,

Other inputs at 0 or VCC4.5 V to 5.5 V 100 360 490 450 A

Ci 10 10 10 pF

Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case

(VI= 2.4 V, VCC= 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT UNIT LOADS

LT, LE 1.5

BL, Dn 0.3

Unit load is ICC limit specified in electricalcharacteristics table, e.g., 360 A maximum at25C.

HC4511 timing requirements over recommended operating free-air temperature range (unlessotherwise noted) (see Figure 1)

VCCTA= 25C

TA= 55CTO 125C

TA= 40CTO 85C UNIT


2 V 80 120 100

tw Pulse duration, LE low 4.5 V 16 24 20 ns,

6 V 14 20 17

2 V 60 90 75

tsu Setup time, BCD inputs before LE 4.5 V 12 18 15 ns,

6 V 10 15 13

2 V 3 3 3

th Hold time, BCD inputs before LE 4.5 V 3 3 3 ns,

6 V 3 3 3


7/15



HC4511

switching characteristics over recommended operating free-air temperature range (unlessotherwise noted) (see Figure 1)

PARAMETER

FROM TO LOAD

VCC


TA= 40CTO 85C

UNIT(INPUT) (OUTPUT) CAPACITANCEMIN TYP MAX MIN MAX MIN MAX

2 V 300 450 375

CL= 50 pF 4.5 V 60 90 75Dn Output

6 V 51 77 64

CL= 15 pF 5 V 25

2 V 270 405 340

CL= 50 pF 4.5 V 54 81 68LE Output

6 V 46 69 58

CL= 15 pF 5 V 23tpd 2 V 220 330 275

ns

CL= 50 pF 4.5 V 44 66 55

BL Output

6 V 37 56 47

CL= 15 pF 5 V 18

2 V 160 240 200

CL= 50 pF 4.5 V 32 48 40LT Output

6 V 27 41 34

CL= 15 pF 5 V 13

2 V 75 110 95

tt Any CL= 50 pF 4.5 V 15 22 19 ns

6 V 13 19 16


8/15



CD74HCT4511

timing requirements over recommended operating free-air temperature range VCC = 4.5 V (unlessotherwise noted) (see Figure 2)


TA= 40CTO 85C

UNITMIN MAX MIN MAX MIN MAX

tw Pulse duration, LE low 16 24 20 ns

tsu Setup time, BCD inputs before LE 16 24 20 ns

th Hold time, BCD inputs before LE 5 5 5 ns

CD74HCT4511

switching characteristics over recommended operating free-air temperature range (unlessotherwise noted) (see Figure 2)

PARAMETERFROM TO LOAD

VCCTA= 25C

TA= 55CTO 125C

TA= 40CTO 85C UNIT

(INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAX

CL= 50 pF 4.5 V 60 90 75Dn Output CL= 15 pF 5 V 25

CL= 50 pF 4.5 V 54 81 68LE Output

CL= 15 pF 5 V 23tpd CL= 50 pF 4.5 V 44 66 55

ns

BL OutputCL= 15 pF 5 V 18

CL= 50 pF 4.5 V 33 50 41LT Output

CL= 15 pF 5 V 13

tt Any CL= 50 pF 4.5 V 15 22 19 ns

operating characteristics, VCC= 5 V, TA= 25CPARAMETER TYP UNIT

HC4511 114

Cpd Power dissipation capacitanceCD74HCT4511 110

pF

Cpdis used to determine the dynamic power consumption, per package.

PD= CpdVCC2fi+ CLVCC2fo

where: fi= input frequency

fo= output frequency

CL= output load capacitance

VCC= supply voltage


9/15



PARAMETER MEASUREMENT INFORMATION HC4511

Test

Point

From OutputUnder Test

CL(see Note A)

VCC

S1

S2

LOAD CIRCUIT

PARAMETER

tPZH

tpdor tt

tdis

tentPZL

tPHZ

tPLZ

Open Closed

S1

Closed Open

S2

Open Closed

Closed Open

Open Open

NOTES: A. CLincludes probe and test-fixture capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following

characteristics: PRR 1 MHz, ZO= 50 , tr= 6 ns, tf= 6 ns.D. For clock inputs, fmaxis measured with the input duty cycle at 50%.

E. The outputs are measured one at a time with one input transition per measurement.

F. tPLZand tPHZare the same as tdis.

G. tPZLand tPZHare the same as ten.

H. tPLHand tPHLare the same as tpd.

RL= 1 k

VOLTAGE WAVEFORMS

SETUP AND HOLD AND INPUT RISE AND FALL TIMES

thtsu

50% VCC

50% VCC50%10%10%

90% 90%

VCC

VCC

0 V

0 V

tr tf

Reference

Input

Data

Input

VOLTAGE WAVEFORMS

PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

50% VCC

50% VCC50%10%10%

90% 90%

VCC

VOH

VOL

0 V

tr tf

Input

In-Phase

Output

50% VCC

tPLH tPHL

50% VCC 50%10% 10%

90%90%VOH

VOLtrtf

tPHL tPLH

Out-of-Phase

Output

0 V

tw

VOLTAGE WAVEFORMS

PULSE DURATION

Input 50% VCC50% VCC

VCC

Output

Control

Output

Waveform 1

(see Note B)

Output

Waveform 2

(see Note B)

VOL

VOH

tPZL

tPZH

tPLZ

tPHZ

VCC

0 V

50% VCC10%

50% VCC0 V

VOLTAGE WAVEFORMS

OUTPUT ENABLE AND DISABLE TIMES

50% VCC 50% VCC

90%

VCC

VOLTAGE WAVEFORMS

RECOVERY TIME

50% VCC

VCC

0 V

CLRInput

CLK 50% VCC

VCC

trec

0 V

Figure 1. Load Circuit and Voltage Waveforms


10/15



PARAMETER MEASUREMENT INFORMATION CD74HCT4511

Test

PointFrom Output

Under Test

CL(see Note A)

VCC

S1

S2

LOAD CIRCUIT

PARAMETER

tPZH

tpdor tt

tdis

tentPZL

tPHZ

tPLZ

Open Closed

S1

Closed Open

S2

Open Closed

Closed Open

Open Open

NOTES: A. CLincludes probe and test-fixture capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following

characteristics: PRR 1 MHz, ZO= 50 , tr= 6 ns, tf= 6 ns.D. For clock inputs, fmaxis measured with the input duty cycle at 50%.

E. The outputs are measured one at a time with one input transition per measurement.

F. tPLZand tPHZare the same as tdis.

G. tPZLand tPZHare the same as ten.

H. tPLHand tPHLare the same as t d.

RL= 1 k

VOLTAGE WAVEFORMS

SETUP AND HOLD AND INPUT RISE AND FALL TIMES

thtsu

50% VCC

50% VCC50%10%10%

90% 90%

VCC

VCC

0 V

0 V

tr tf

Reference

Input

Data

Input

VOLTAGE WAVEFORMS

PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

50% VCC

50% VCC50%10%10%

90% 90%

VCC

VOH

VOL

0 V

tr tf

Input

In-Phase

Output

50% VCC

tPLH tPHL

50% VCC 50%10% 10%

90%90%VOH

VOLtrtf

tPHL tPLH

Out-of-Phase

Output

0 V

tw

VOLTAGE WAVEFORMS

PULSE DURATION

Input 50% VCC50% VCC

VCC

Output

Control

Output

Waveform 1

(see Note B)

Output

Waveform 2

(see Note B)

VOL

VOH

tPZL

tPZH

tPLZ

tPHZ

VCC

0 V

50% VCC 10%

50% VCC0 V

VOLTAGE WAVEFORMS

OUTPUT ENABLE AND DISABLE TIMES

50% VCC 50% VCC

90%

VCC

VOLTAGE WAVEFORMS

RECOVERY TIME

50% VCC

VCC

0 V

CLRInput

CLK 50% VCC

VCC

trec

0 V

Figure 2. Load Circuit and Voltage Waveforms


11/15


12/15

MPDI002C JANUARY 1995 REVISED DECEMBER 20002


N (R-PDIP-T**) PLASTIC DUAL-IN-LINE PACKAGE

BB AC AD

0.325 (8,26)

0.300 (7,62)

0.010 (0,25) NOM

Gauge Plane

0.015 (0,38)

0.430 (10,92) MAX

20

1.060(26,92)

0.940(23,88)

18

0.920

0.850

14

0.775

0.745

(19,69)

(18,92)

16

0.775(19,69)

(18,92)0.745

A MIN

DIM

A MAX

PINS **

(23,37)

(21,59)

Seating Plane

14/18 PIN ONLY20 pin vendor option

4040049/E 12/2002

9

80.070 (1,78)

A

0.045 (1,14)0.020 (0,51) MIN

16

1

0.015 (0,38)

0.021 (0,53)

0.200 (5,08) MAX

0.125 (3,18) MIN

0.240 (6,10)

0.260 (6,60)

M0.010 (0,25)

0.100 (2,54)

16 PINS SHOWN

MS-100

VARIATIONAA

C

D

D

D0.030 (0,76)

0.045 (1,14)

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body lrngth (Dim A).

D. The 20 pin end lead shoulder width is a vendor option, either half or full width.


13/15

MECHANICAL DATA

MSOI002B JANUARY 1995 REVISED SEPTEMBER 2001


D (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN

8

0.197

(5,00)A MAX

A MIN(4,80)

0.189 0.337

(8,55)

(8,75)

0.344

14

0.386

(9,80)

(10,00)

0.394

16DIM

PINS **

4040047/E 09/01

0.069 (1,75) MAX

Seating Plane

0.004 (0,10)

0.010 (0,25)

0.010 (0,25)

0.016 (0,40)

0.044 (1,12)

0.244 (6,20)

0.228 (5,80)

0.020 (0,51)

0.014 (0,35)

1 4

8 5

0.150 (3,81)

0.157 (4,00)

0.008 (0,20) NOM

0 8

Gage Plane

A

0.004 (0,10)

0.010 (0,25)0.050 (1,27)

NOTES: A. All linear dimensions are in inches (millimeters).


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012


14/15

MECHANICAL DATA

MTSS001C JANUARY 1995 REVISED FEBRUARY 1999


PW (R-PDSO-G**) PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN

0,65 M0,10

0,10

0,25

0,50

0,75

0,15 NOM

Gage Plane

28

9,80

9,60

24

7,90

7,70

2016

6,60

6,40

4040064/F 01/97

0,30

6,60

6,20

8

0,19

4,30

4,50

7

0,15

14

A

1

1,20 MAX

14

5,10

4,90

8

3,10

2,90

A MAX

A MIN

DIM

PINS **

0,05

4,90

5,10

Seating Plane

08

NOTES: A. All linear dimensions are in millimeters.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153


15/15

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications,

enhancements, improvements, and other changes to its products and services at any time and to discontinue

any product or service without notice. Customers should obtain the latest relevant information before placing

orders and should verify that such information is current and complete. All products are sold subject to TIs terms

and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in

accordance with TIs standard warranty. Testing and other quality control techniques are used to the extent TI

deems necessary to support this warranty. Except where mandated by government requirements, testing of all

parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for

their products and applications using TI components. To minimize the risks associated with customer products

and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right,

copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process

in which TI products or services are used. Information published by TI regarding third-party products or services

does not constitute a license from TI to use such products or services or a warranty or endorsement thereof.Use of such information may require a license from a third party under the patents or other intellectual property

of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without

alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction

of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for

such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that

product or service voids all express and any implied warranties for the associated TI product or service and

is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application

solutions:

Products Applications

Amplifiers amplifier.ti.com Audio www.ti.com/audio

Data Converters dataconverter.ti.com Automotive www.ti.com/automotive

DSP dsp.ti.com Broadband www.ti.com/broadband

Interface interface.ti.com Digital Control www.ti.com/digitalcontrol

Logic logic.ti.com Military www.ti.com/military

Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork

Microcontrollers microcontroller.ti.com Security www.ti.com/security

Telephony www.ti.com/telephony

Video & Imaging www.ti.com/video

Wireless www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright 2003, Texas Instruments Incorporated
http://amplifier.ti.com/http://www.ti.com/audiohttp://dataconverter.ti.com/http://www.ti.com/automotivehttp://dsp.ti.com/http://www.ti.com/broadbandhttp://interface.ti.com/http://www.ti.com/digitalcontrolhttp://logic.ti.com/http://www.ti.com/militaryhttp://power.ti.com/http://www.ti.com/opticalnetworkhttp://microcontroller.ti.com/http://www.ti.com/securityhttp://www.ti.com/telephonyhttp://www.ti.com/videohttp://www.ti.com/wirelesshttp://www.ti.com/wirelesshttp://www.ti.com/videohttp://www.ti.com/telephonyhttp://www.ti.com/securityhttp://www.ti.com/opticalnetworkhttp://www.ti.com/militaryhttp://www.ti.com/digitalcontrolhttp://www.ti.com/broadbandhttp://www.ti.com/automotivehttp://www.ti.com/audiohttp://microcontroller.ti.com/http://power.ti.com/http://logic.ti.com/http://interface.ti.com/http://dsp.ti.com/http://dataconverter.ti.com/http://amplifier.ti.com/

4511 ic structure

Documents