1 interconnection networks and scalable crossbars prof. u. brüning computer architecture group...
TRANSCRIPT
![Page 1: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/1.jpg)
1
Interconnection NetworksInterconnection Networksandand
Scalable Crossbars Scalable Crossbars
Prof. U. BrüningComputer Architecture Group
Institute of Computer EngineeringUniversity of Mannheim
![Page 2: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/2.jpg)
2
OverviewOverview
• Future_DAQ workpackages– Embedded optical transceiver cell
– Cascadable 32x32 crossbar switch
• Interconnection Networks• First Results
– OASE
– SWORDFISH
– Scalable Crossbar
![Page 3: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/3.jpg)
3
ATOLL Chip:ATOLL Chip:
„Network on a Chip“die size 5.7 x 5.7 mm
4.5 Mio. TransistorsUMC 0.18µm CMOS
6 clock domains 250MHz main areas133MHz PCI-X
64bit architecture
ATOLL
ATOmic Low Latency
R
ATOLLATOLL
![Page 4: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/4.jpg)
4
OASEOASEOASER
Optical Advanced SErializer
OASE Chip:OASE Chip:SERDES and Optical Transceiver on a Chip
die size 2.4 x 5.0 mm
UMC 0.18µm CMOS
2,5GHz bidirectional data rate
125MHz parallel interface with DDR LVDS
VCSEL with direct flip chip mounting
8B/10B Encoder
OASE
to VCSELserializer
deserializerclock & datarecovery
laserdriver
transimped. amplifier
limitingamplifier
CMLinput
interfaceparallel
equalization
to optical Transceiver
from PIN Diode
from optical Transceiver
CMLoutput
fromPIN Diode withTransimp. Amp.
8B/10B Decoderinterface
parallel
input
output
pre-
control &debuginterface
control &
registersstatus transmitter
receiver
control
onchip
with PhDet
laserdriver
to VCSELoff chip
PhDet input
![Page 5: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/5.jpg)
5
OASEOASEOASER
Optical Advanced SErializer
OASE Optical Attachment:OASE Optical Attachment:
VCSEL with direct flip chip mounting
Bottom emitter VCSEL Fiber mounting with self-alignment structure
SU-8 on glass
Alignment of GaAs wafer to glass substrate at wafer level
Very low cost
VCSEL
45o cuboid bracket
f iber
GaAs
Au mirror
opt ics
bumpsbottom emi tter
glass substrate
posit ioning in X dimension
positioning in
SiliconSubstrate OASE chip
Z dimension
contact pads
![Page 6: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/6.jpg)
6
SWORDFISHSWORDFISH
IN Simulator:IN Simulator:
Very flexible
parametrizableWormhole and packet routingTopology generatorMPI like traffic pattern generationPlug ins for routing, arbitrationExecution driven simulation for large INs
![Page 7: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/7.jpg)
7
Scalable CrossbarScalable Crossbar
Parameter:Parameter:
Number of Ports
Data width
debug port
![Page 8: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/8.jpg)
8
Scalable CrossbarScalable Crossbar
Functional ViewFunctional View
Structured in: Inport
Outport
debug port
interconnect matrix
FIFOs for
reverse flow control
![Page 9: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/9.jpg)
9
Scalable CrossbarScalable Crossbar
InPortInPort
![Page 10: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/10.jpg)
10
Scalable CrossbarScalable Crossbar
OutPortOutPort
![Page 11: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/11.jpg)
11
Scalable CrossbarScalable Crossbar
Crossbar GenerationCrossbar Generation
PERL script
Generates the RTL description of a NxN Crossbar Number of Ports, word width, FIFO depth, cycle time, …
Verilog source code
constraint file
synthesis control file
reports
test bench generation with assertions
![Page 12: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/12.jpg)
12
Scalable CrossbarScalable Crossbar
Timing ResultsTiming Results
![Page 13: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/13.jpg)
13
Scalable CrossbarScalable Crossbar
Area for Standard CellsArea for Standard Cells
• 32 x 32 Crossbar feasible but with cycle time below 200MHz
• Take care of pin limitation
![Page 14: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/14.jpg)
14
ResultsResults
• OASE• TX tested and only one small modification in the high speed analog
part required
• Input Jitter of 100ps at LVDS clock can be accepted due to PLL filtering
• RX could not be tested completely due to analog simulation fault (VCO in CDR to slow)
• Network Simulator • fully functional
• Swordfish: C++ modular simulator with plug ins
• Scalable Crossbar • Automatic generation of parametrized Crossbar• Verified by simulation (hardware structure from ATOLL)
![Page 15: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/15.jpg)
15
Thank you for your kind attention!Thank you for your kind attention!
Questions?Questions?
![Page 16: 1 Interconnection Networks and Scalable Crossbars Prof. U. Brüning Computer Architecture Group Institute of Computer Engineering University of Mannheim](https://reader033.vdocuments.mx/reader033/viewer/2022052913/56649e6a5503460f94b67e51/html5/thumbnails/16.jpg)
16
Present WorkPresent Work
• Prototype Testbed– Based on Virtex4 V60
– Test of MGTs and OASE
– Jitter measurements
– Nearest neighbor interconnect test
– Test of fast host interfaces (HTX)