xilinx cplds and fpgas
DESCRIPTION
Xilinx CPLDs and FPGAs. Lecture L1.1. CPLDs and FPGAs. XC9500 CPLD Spartan II FPGA Virtex FPGA. 3. In-System Programming Controller. JTAG Controller. JTAG Port. Function Block 1. I/O. I/O. Function Block 2. I/O. I/O Blocks. FastCONNECT Switch Matrix. I/O. Function Block 3. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/1.jpg)
Xilinx CPLDs and FPGAs
Lecture L1.1
![Page 2: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/2.jpg)
CPLDs and FPGAs
• XC9500 CPLD
• Spartan II FPGA
• Virtex FPGA
![Page 3: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/3.jpg)
XC9500 CPLDs
• 5 volt in-system programmable (ISP) CPLDs
• 5 ns pin-to-pin• 36 to 288
macrocells (6400 gates)
• Industry’s best pin-locking architecture
• 10,000 program/erase cycles
• Complete IEEE 1149.1 JTAG capability
FunctionBlock 1
JTAGController
FunctionBlock 2
I/O
FunctionBlock 4
3
Global Tri-
States 2 or 4
FunctionBlock 3
I/O
In-SystemProgramming Controller
FastCONNECTSwitch Matrix
JTAG Port
3
I/O
I/O
Global Set/Reset
Global Clocks
I/OBlocks
1
![Page 4: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/4.jpg)
XC9500 Function Block
ToFastCONNECT
FromFastCONNECT
2 or 43 GlobalTri-State
GlobalClocks
I/O
I/O
36
Product-Term
Allocator
Macrocell 1
ANDArray
Macrocell 18
Each function block is like a 36V18 !
![Page 5: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/5.jpg)
XC9500 Product Family
9536
Macrocells
Usable Gates
tPD (ns)
Registers
Max I/O
36 72 108 144 216
800 1600 2400 3200 4800
5 7.5 7.5 7.5 10
36 72 108 144 216
34 72 108 133 166
Packages VQ44PC44 PC44
PC84TQ100PQ100
PC84TQ100PQ100PQ160
PQ100PQ160
288
6400
10
288
192
HQ208BG352
PQ160HQ208BG352
9572 95108 95144 95216 95288
![Page 6: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/6.jpg)
Xilinx 95108
• 6 function blocks– Each contains 18 macro cells– Each macro cell behaves like a GAL32V18
• AND-OR array for sum-of-products
• 32 inputs and 18 outputs
![Page 7: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/7.jpg)
Architecture of the Xilinx XC95108 CPLD
![Page 8: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/8.jpg)
Each Xilinx 95108 macrocell contains a D flip-flop
Controlled inverter
![Page 9: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/9.jpg)
Each Xilinx 95108 macrocell contains a D flip-flop
Note asynchronouspreset
x
Note asynchronousreset
y
z
![Page 10: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/10.jpg)
CPLDs and FPGAs
• XC9500 CPLD
• Spartan II FPGA
• Virtex FPGA
![Page 11: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/11.jpg)
Block diagram of Xilinx Spartan IIE FPGA
![Page 12: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/12.jpg)
Each Spartan IIE CLB contains two of these CLB slices
![Page 13: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/13.jpg)
Xilinx Spartan-II FPGAs
![Page 14: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/14.jpg)
Block RAM
![Page 15: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/15.jpg)
![Page 16: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/16.jpg)
Delay-Locked Loop
![Page 17: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/17.jpg)
Phase-Locked Loop
![Page 18: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/18.jpg)
CPLDs and FPGAs
• XC9500 CPLD
• Spartan II FPGA
• Virtex FPGA
![Page 19: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/19.jpg)
Virtex FPGAs
For info on Virtex 1000 boards, seehttp://www.zarx.info/
![Page 20: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/20.jpg)
Virtex-II FPGAs
![Page 21: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/21.jpg)
Virtex-II Pro FPGAs
![Page 22: Xilinx CPLDs and FPGAs](https://reader036.vdocuments.mx/reader036/viewer/2022081800/56815255550346895dc088bb/html5/thumbnails/22.jpg)