vlsi lab mannual

7/24/2019 Vlsi Lab Mannual

1/36

EXPERIMENT 1.

AIM:- Introduction to Microwind and Analysis of CMOS .!" MICRON t#c$nolo%y MOS&ET

&i%. 1.1 Sc$#'atic dia%ra' of t$# NMOS transistor

&i%. 1.! layout d#si%n of NMOS transistor


2/36

&i%.1.( Ti'in% dia%ra' of NMOS transistor


3/36

&i% 1.) *ra+$ ,#tw##n olta%# and Ti'#.

&i%1." ris# ti'# wit$ ca+acitanc# of NMOS

&i%1. &all ti'# wit$ ca+acitanc# of NMOS


4/36

&i%1./ Pow#r dissi+ation wit$ ca+acitanc# of NMOS

&i%1.0 #ff#ct of in+ut olta%# ris# ti'# of NMOS


5/36

&i%1.2 #ff#ct of in+ut olta%# ris# ti'# of NMOS

&i%1.1 #ff#ct of in+ut olta%# +ow#r dissi+ation of NMOS


6/36

EXPERIMENT !.

AIM:- CMOS .!" MICRON t#c$nolo%y in#rt#r c$aract#ristics and layout in Microwind

&i%. !.1Circuit s#t u+ for analysis to in#rt#r

&i%. !.! layout d#si%n of in#rt#r %at#


7/36

&i%. !.( %ra+$ of t$# Ris# ti'# of in#rt#r %at#

Ta,l# !.1 ris# ti'# of in#rt#r %at#


8/36

&i%. !.( *ra+$ of t$# &all ti'# of in#rt#r %at#

Ta,l# !.! &all ti'# of in#rt#r %at#


9/36

&i%. !.) *ra+$ of t$# Pow#r 3issi+ation in#rt#r %at#

Ta,l# !.( Pow#r dissi+ation of in#rt#r %at#


10/36

&i%. !." *ra+$ of t$# Pow#r 3issi+ation wit$ t#'+#ratur# aria,l# in#rt#r %at#

Ta,l# !.) Pow#r dissi+ation wit$ t#'+#ratur# aria,l# of in#rt#r %at#


11/36

&i%. !. *ra+$ of t$# Ris# ti'# wit$ in+ut olta%# aria,l# in#rt#r %at#

Ta,l# !." Ris# ti'# wit$ in+ut olta%# aria,l# of in#rt#r %at#


12/36

&i%. !./ *ra+$ of t$# &all ti'# wit$ in+ut olta%# aria,l# in#rt#r %at#

Ta,l# !. &all ti'# wit$ in+ut olta%# aria,l# of in#rt#r %at#


13/36

&i%. !.0 *ra+$ of t$# 'a4i'u' Iddcurr#nt wit$ in+ut olta%# aria,l# in#rt#r %at#

Ta,l# !./ 'a4i'u' Iddcurr#nt wit$ in+ut olta%# aria,l# in#rt#r %at#


14/36

&i%. !.2 *ra+$ of t$# Pow#r dissi+ation wit$ in+ut olta%# aria,l# in#rt#r %at#

Ta,l# !.0 t$# Pow#r dissi+ation wit$ in+ut olta%# aria,l# in#rt#r %at#


15/36

EXPERIMENT (.

AIM:- layout of ,asic %at# and a co'+l#4 %at# usin% CMOS .!" MICRON t#c$nolo%y in Microwind

&i%. (.1 Sc$#'atic dia%ra' of NAN3 %at#

&i%.(.! layout d#si%n of NAN3 %at#


16/36

&i%. (.( %ra+$ ,#tw##n ti'# and olta%#

&i%.(.) +ow#r dissi+ation of NAN3 %at#


17/36

Ta,l# (.1 +ow#r dissi+ation of NAN3 %at#


18/36

&i%. (." Sc$#'atic dia%ra' of NOR %at#

&i%.(. layout d#si%n of NOR %at#


19/36

Co'+l#4 %at#

F

=ad

+b

(cd

+a

)

&i%. (./ Sc$#'atic dia%ra' of co'+l#4 %at# %at#

&i%.(.0 layout d#si%n of NOR %at#


20/36

EXPERIMENT).

AIM:- CMOS .!" MICRON t#c$nolo%y in#rt#r c$aract#ristics and layout in Microwind

&i% ).1 Sc$#'atic of XOR %at#

&i%.(.! layout d#si%n of XOR %at#


21/36

&i% ).( Ti'in% dia%ra' of XOR %at#.


22/36

&i% ).1 Sc$#'atic of XNOR %at#

&i%.(.! layout d#si%n of XNOR %at#


23/36

&i% ).( Ti'in% dia%ra' of XNOR %at#.

&i% ).( +ro+a%ation d#lay of XNOR %at#.


24/36

&i%. (.1 Sc$#'atic dia%ra' of XNOR %at#

&i%.(.! layout d#si%n of XNOR %at#


25/36

&i% ). *ra+$ olta%# and I33of XNOR %at#

&i% )./ +ow#r dissi+ation of of XNOR %at#


26/36

EXPERIMENT ".

AIM:- 5ayout of Multi+l#4#r 6 3#'ulti+l#4#r CMOS .!" MICRON t#c$nolo%y in Microwind

&i%. ".1 Sc$#'atic dia%ra' of M7X!81

&i%.".! layout d#si%n of M7X!81


27/36

&i% )./ olta%# Sti'# %ra+$ of of M7X !81

&i% )./ +ow#r dissi+ation of of M7X !81


28/36

&i%. ".1 Sc$#'atic dia%ra' of 3EM7X

&i%.".! layout d#si%n of 3EM7X


29/36

&i% )./ olta%# Sti'# %ra+$ of of 3EM7X

&i% )./ +ow#r dissi+ation of of 3E M7X


30/36

EXPERIMENT .

AIM:- 3#si%n and i'+l#'#nt#d of 5ayout of full add#r CMOS .!" MICRON t#c$nolo%y in Microwind

&i%. .1 Sc$#'atic dia%ra' of &ull add#r

&i%..! d#si%n of &ull add#r


31/36

EXPERIMENT 0.

AIM:- 3#si%n and i'+l#'#nt#d of 5ayout of )81 M7X CMOS .!" MICRON t#c$nolo%y in Microwind

&i%. 0.1 Sc$#'atic dia%ra' of )81 M7X

&i%.0.! 5ayout d#si%n of)81 M7X


32/36

EXPERIMENT 2.

AIM:- 3#si%n and i'+l#'#nt#d of 5ayout of RS latc$6 3-latc$ CMOS .!" MICRON t#c$nolo%y in

Microwind

&i%. 2.1 Sc$#'atic dia%ra' of &ull add#r

&i%.2.! d#si%n of &ull add#r


33/36

&i%. 2.( Sc$#'atic dia%ra' of &ull add#r

&i%.2.) layout d#si%n of &ull add#r


34/36

EXPERIMENT 1.

AIM:- 3#si%n and i'+l#'#nt#d of 5ayout of sync$ronous and async$ronous count#r CMOS .!"

MICRON t#c$nolo%y in Microwind

&i%. 1.1 Sc$#'atic dia%ra' of ) ,it sync$ronous count#r.


35/36

&i%.1.! layout d#si%n of ) ,it sync$ronous count#r.

&i%. 1( Sc$#'atic dia%ra' of ) ,it async$ronous count#r.

&i%.1.! layout d#si%n of ) ,it sync$ronous count#r.


36/36

vlsi lab mannual

Documents