vlsi design full-custom ic design flow introduction to vlsi circuits and systems 積體電路概論...
Post on 22-Dec-2015
247 views
TRANSCRIPT
![Page 1: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/1.jpg)
VLSI Design
Full-custom IC Design Flow
Introduction to VLSI Circuits and Systems積體電路概論
賴秉樑Dept. of Electronic Engineering
National Chin-Yi University of Technology
Fall 2007
![Page 2: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/2.jpg)
2
Outline
Schematic with Composer of ICFB (Cadence)Pre-simulation using HspiceLayout with Virtuoso or LakerVerification using Calibre or Dracula
DRC LVS PEX
Post-simulation using Hspice
![Page 3: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/3.jpg)
3
Custom IC Design
We offer the technology files of the following, and copy it to your home directory
Technology File Name Purpose
TSMC035
display.drf Virtuoso 圖層資料檔
035ms.tf 製程檔
mm0355v.l Spice model file
Laker ( a directory) Laker 圖層資料檔
calibre.drc DRC
calibre.lvs LVC
calibre.pex PEX
![Page 4: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/4.jpg)
4
Environment
Operation System: Solaris 8 (Sun Blade 2500) Account is personal student’s identity number, ex. g955168 Using X-win32 or ReflectionX to remote WorkStation
![Page 5: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/5.jpg)
5
Console
家目錄
1. 目前 source license 的軟體
2. 可修改於 home dir/.cshrc
登入的 Shell is C-shell
![Page 6: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/6.jpg)
6
Schematic with Composer
![Page 7: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/7.jpg)
7
ICFB
Under home directory Mkdir work_tsmc035 ( 自設一個工作目錄 )
Under work_tsmc035 directory→ icfb &
Cadence 的 ICFB 控制視窗Under your design directory
![Page 8: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/8.jpg)
8
Merge Display File to Virtuoso
(1) ../technology/display.drf
(3) ./work_tsmc035/display.drf
(2) Add
加入後 Schematic & Layout view 才能正常顯示顏色與圖層
Key Step: Tools Display Resource Manger…
![Page 9: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/9.jpg)
9
建立新的製程 Library
不同的製程需新建不同製程技術的 library Step 1: Select File New Library Step 2: Name tsmc035_techfile (user-define) Step 3: ASCII Technology File ../technology/035ms.tf
Step 1 Step 2
Step 3
![Page 10: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/10.jpg)
10
建立新的 Design Library
Step 4: Select File New Library Step 5: Name basic_logic (usr-define) Step 6: Technology Library tsmc035_techfile
Step 5
Step 6
Step 4
![Page 11: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/11.jpg)
11
Create a Cellview under Design Library
建立一個 cell inv (inverter) Step 7: Select File New Cellview
![Page 12: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/12.jpg)
12
PMOS: pmos4NMOS: nmos4
加入 instance (hot key ‘i’)
Step 8: 呼叫 analogLib 建立基本的 instance
![Page 13: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/13.jpg)
13
完成 inverter 設計 (pmos, nmos, vdd, gnd and wire-connection)
加入 input and output (hot key ‘p’)
![Page 14: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/14.jpg)
14
Generating Netlist using CDL
Step 9: File Export CDL
Netlist 的副檔名為 name.sp
![Page 15: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/15.jpg)
15
![Page 16: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/16.jpg)
16
Modify the inv.sp and Create a another inv_sim.sp
Delete
NM NCHPM PCH
![Page 17: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/17.jpg)
17
Pre-sim. using Hspice
進行 Hspice 時, netlist 與 Spice Model file mm0355v.l要在同一個目錄下
Console soclab02% hspice inv_sim.sp
路徑要注意 !
![Page 18: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/18.jpg)
18
Ctrl+a 可將波形視窗分割
確定 hspice job concluded soclab02% awaves & Step 10: Open
Step 10
![Page 19: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/19.jpg)
19
觀察 inverter 的 input & output 電壓
![Page 20: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/20.jpg)
20
Waveform with Awaves
** 檢查 Pre-sim. 的結果與功能正常後才進行 layout**
![Page 21: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/21.jpg)
21
Layout with Virtuoso Editor
![Page 22: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/22.jpg)
22
Layout with Virtuoso Editor
Step 1
Step 1: Link Calibre into Virtuoso (load(“/usr/mentor/Calibre_ss/cur/lib/calibre.skl”)
Step 2: File New Cellview
Step 2
Under the same library and cell name
Select Virtuoso, and View Name is layout
![Page 23: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/23.jpg)
23
Virtuoso Layout Window
Make sure linking Calibre success!
LSW: 供可選擇之 layer ,如無法正常顯示顏色,請重做 Display resource manger (Merge display.drf)
![Page 24: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/24.jpg)
24
N-Well COMS Inverter
The cross-section view and layout of a CMOS(n-well) inverter
![Page 25: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/25.jpg)
25
TSMC035 Minimum Design Rule with COMS Inverter
![Page 26: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/26.jpg)
Minimum N-Well width 1.7 um
Minimum Metal1 extension of Contact 0.15 um
Contact size 0.4 * 0.4 um
Minimum N-Well extension of P+ Diffusion 1.2 um
Minimum Metal1 width 0.5 um
Minimum PIMP extension of P+ Diffusion 0.25 um
Minimum Diffusion width 0.3 um
Minimum NIMP extension of N+ Diffusion 0.25 um
Minimum Diffusion extension of Contact is 0.15 um
Minimum Contact to Contact spacing 0.4 um
Minimum Poly1 width 0.35 um
Minimum clearance from Contact on Diffusion region to a Poly gate 0.3 um
Minimum POLY1 extension of Diffusion 0.4 um
![Page 27: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/27.jpg)
27
An Inverter Layout
![Page 28: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/28.jpg)
28
Layout Verification with Calibre DRC/LVS/PEX
![Page 29: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/29.jpg)
29
Calibre DRC (5/1)
須先轉成 Layout 的 GDSII 的格式
Step 1: File Export Stream
Step 1
![Page 30: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/30.jpg)
30
Calibre DRC (2/5)
Step 2: Calibre Run DRC
Calibre DRC window
![Page 31: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/31.jpg)
31
Calibre DRC (3/5)
Step 3: Rules 將 TSMC035 的 calibre DRC rules file 加入
![Page 32: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/32.jpg)
32
Calibre DRC (4/5)
Step 4:Inputs Layout Files inv.gds ( 路徑要注意 )
可直接由 layout view 來執行,但電路假如很大,則需較久時間,一般 disalbe
![Page 33: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/33.jpg)
33
Calibre DRC (5/5)
Step 5:Run DRC No error! 但可忽略的 design rule error 可查閱 “可允許之 DRC 錯誤 - 假錯 -申請者常犯錯誤”
![Page 34: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/34.jpg)
34
Calibre LVS (1/6)
Step 1: 修改 inv.sp 檔局部的 netlist 成 LVS 可過的形式
![Page 35: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/35.jpg)
35
Calibre LVS (2/6)
Step 2: Calibre Run LVS
![Page 36: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/36.jpg)
36
Calibre LVS (3/5)
Step 3: Rules 將 TSMC035 的 calibre LVS rules file 加入
![Page 37: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/37.jpg)
37
Calibre LVS (4/6)
Step 4:Inputs Layout Files inv.gds ( 路徑要注意 )
![Page 38: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/38.jpg)
38
Calibre LVS (5/6)
Step 4:Inputs Netlist Files inv.sp ( 路徑要注意 )
可直接由 schematic view 來執行,但電路假如很大,則需較久時間,一般 disalbe
![Page 39: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/39.jpg)
39
Calibre LVS (6/6)
![Page 40: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/40.jpg)
40
Calibre PEX (1/8)
Step 1: 修改 inv.sp 檔局部的 netlist 成 PEX 可過的形式
![Page 41: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/41.jpg)
41
Calibre PEX (2/8)
![Page 42: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/42.jpg)
42
Calibre PEX (3/8)
![Page 43: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/43.jpg)
43
Calibre PEX (4/8)
![Page 44: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/44.jpg)
44
Calibre PEX (5/8)
![Page 45: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/45.jpg)
45
Calibre PEX (6/8)
![Page 46: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/46.jpg)
46
Calibre PEX (7/8)
進行 RC值萃取
![Page 47: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/47.jpg)
47
Calibre PEX (8/8)
![Page 48: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/48.jpg)
48
Modify inv_pex.sp
inv_pex.sp.inv.pxi & inv_pex.sp.pex 為存放 PEX 萃取出後的 RC 參數值
![Page 49: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/49.jpg)
49
inv_pex.sp.inv.pxi & inv_pex.sp.pex 為存放 PEX 萃取出後的 RC 參數值
![Page 50: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/50.jpg)
50
Post-simulation Result
![Page 51: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/51.jpg)
51
附錄 : Layout with Laker Editor
![Page 52: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/52.jpg)
52
Laker
g9556168% laker &
開啟 Laker
建立新專案
![Page 53: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/53.jpg)
53
檔案存放路徑
專案名稱
製程檔
建立新檔
![Page 54: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/54.jpg)
54
選擇專案
檔案名稱Working Window
![Page 55: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/55.jpg)
55
將 Layer Table 置於左視窗
![Page 56: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/56.jpg)
56
Change GridCIC 的 Grid 為 0.025um
![Page 57: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/57.jpg)
57
2NAND
建立 Transistor
![Page 58: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/58.jpg)
58
![Page 59: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/59.jpg)
59
![Page 60: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/60.jpg)
60
![Page 61: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/61.jpg)
61
![Page 62: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/62.jpg)
62
PMOS的Body
NMOS的Body
![Page 63: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/63.jpg)
63
Stream Out
![Page 64: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/64.jpg)
64
Stream In
專案名稱
![Page 65: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/65.jpg)
65
![Page 66: VLSI Design Full-custom IC Design Flow Introduction to VLSI Circuits and Systems 積體電路概論 賴秉樑 Dept. of Electronic Engineering National Chin-Yi University](https://reader033.vdocuments.mx/reader033/viewer/2022061616/56649d7e5503460f94a613e3/html5/thumbnails/66.jpg)
66
COMS Inverter