syncronous serial interface laboratorio dsp y fpga itba 2010
TRANSCRIPT
![Page 1: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/1.jpg)
Syncronous Serial Interface
Laboratorio DSP y FPGAITBA 2010
![Page 2: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/2.jpg)
Syncronous Serial Interface
Modo de funcionamiento configurable:
•Word Length•Shift Direction•Clock•Frame Sync•Interrupciones•Modo normal / network
![Page 3: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/3.jpg)
Word Length
![Page 4: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/4.jpg)
Shift Direction
![Page 5: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/5.jpg)
Clock
• Externo vs Interno
• Prescaler
• Sync vs Async– Sync: TX y RX con mismo clock– Async: TX y RX con clocks independientes
![Page 6: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/6.jpg)
Clock
• Gated vs Continuous
![Page 7: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/7.jpg)
Diagrama en bloques
![Page 8: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/8.jpg)
Frame Sync
• Word Length
• Bit Length
![Page 9: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/9.jpg)
Double Buffer
![Page 10: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/10.jpg)
Interrupciones – DSP56002
![Page 11: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/11.jpg)
Puerto C – DSP56002
![Page 12: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/12.jpg)
Puerto C – DSP56002
![Page 13: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/13.jpg)
Flags
![Page 14: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/14.jpg)
Network Mode
![Page 15: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/15.jpg)
Network Mode
• 2 – 32 words / frame
• Frame Sync indica comienzo de trama
• Asignación de time slots por soft
• TSR desactiva la salida (high-z)
![Page 16: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/16.jpg)
Programming sheets
![Page 17: Syncronous Serial Interface Laboratorio DSP y FPGA ITBA 2010](https://reader035.vdocuments.mx/reader035/viewer/2022062417/551b1db2550346f70d8b6578/html5/thumbnails/17.jpg)
Referencias
• DSP56002 User’s manual