sprinkler buddy presentation #6: “optimized schematics and component layout” 2/28/2007 team m3...
Post on 21-Dec-2015
222 views
TRANSCRIPT
![Page 1: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/1.jpg)
Sprinkler Buddy
Presentation #6:
“Optimized Schematics
and Component Layout”
2/28/2007
Team M3Devesh Nema
Kalyan KommineniKartik Murthy
Panchalam RamanujanSasidhar Uppuluri
Design Manager: Bowei Gai
“Low Cost Irrigation Management For Everyone ! ”
![Page 2: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/2.jpg)
Current Status Determine Project Develop Project Specifications Plan Architectural Design
Determination of all components in design Detailed logical flowchart
Design a Floor Plan Create Structural Verilog Make Transistor Level Schematic Layout (big comp. finished…~ 40 % of whole done) Testing (Extraction, LVS, and Analog Sim.) (ongoing…)
![Page 3: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/3.jpg)
Last Week’s Floor Plan
![Page 4: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/4.jpg)
Current Floor Plan
![Page 5: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/5.jpg)
Individual Modules:
Block Metal Layers That Have Been Used
40:20 Muxes M1 & M2
60:20 Muxes M1 & M2
Counters M1 & M2
KC ROM M1 & M2 & M3 & M4
P ROM M1 & M2 & M3 & M4
Metric Storage SRAMS M1 & M2 & M3 & M4
Constant Storage ROM M1 & M2 & M3 & M4
Floating Point Adders M1 & M2 & M3
Floating Point Multipliers M1 & M2 & M3 & M4
10 Bit Registers M1 & M2 & M3
![Page 6: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/6.jpg)
Transistor Count …
Block (# used) Old TC New TC
40:20 Muxes (6) ~480 362
60:20 Muxes (2) ~720 644
Counter (2) ~250 220
KC ROM (1) ~778 1256
P ROM (1) ~82 122
Metric Storage SRAMS (2)
~2522 2430
Constant Storage ROM (1)
~202 428
Floating Point Adder (4)
~3000 3210
Floating Point Multiplier (2)
~2800 1398
10 Bit Registers (9)
~140 210
Datapath Logic / Misc.
~2000 2305
Total =
30,397
![Page 7: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/7.jpg)
New Design SizeBlock (# used) Size Estimate (um)
40:20 Muxes (4) 20 x 80
60:20 Muxes (2) 20 x 120
Counter (2) 12 x 17
KC ROM (4 parts) 181 x 8
P ROM (1) 70 x 8
Metric Storage SRAMS (2)
181 x 60
Constant Storage ROM (1)
181 x 8
Floating Point Adder (4)
96x151
Floating Point Multiplier (2)
130 x 60
10 Bit Registers (8) 50 x 10
• 464um x 416 um• ~ 1 : 1.11 aspect ratio• .193 mm^2 area• .16 Transistor Density
![Page 8: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/8.jpg)
FSM Logic in Schematic
![Page 9: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/9.jpg)
Schematics: Read to SRAM
![Page 10: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/10.jpg)
Schematics: Write to SRAM
![Page 11: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/11.jpg)
Layout : SRAM
![Page 12: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/12.jpg)
Layout : Adders and Multipliers
14 T Full Adder
Multiplier
![Page 13: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/13.jpg)
Layout : Flip Flops
![Page 14: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/14.jpg)
Folding of Transistors
![Page 15: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/15.jpg)
Design Challenges and Implementation
DecisionsFor The Past Week
Design Challenge
Translation to HW
Low Power Design
• Finalized 14 T Full Adder Design• Optimally Sized All Gates• Minimal Usage of OR/NOR Gates
![Page 16: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/16.jpg)
Problems/QuestionsWe need to generate an XOR which
matches the width of a Full Adder Need to finalize the layout of control
logic around other blocks
![Page 17: Sprinkler Buddy Presentation #6: “Optimized Schematics and Component Layout” 2/28/2007 Team M3 Devesh Nema Kalyan Kommineni Kartik Murthy Panchalam Ramanujan](https://reader035.vdocuments.mx/reader035/viewer/2022062516/56649d6d5503460f94a4d9e2/html5/thumbnails/17.jpg)
For Next WeekLots and Lots of Layout
Wiring inside main components (FP units) FSMs Global Routing