sequential logic - university of california,...
TRANSCRIPT
![Page 1: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/1.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
SEQUENTIAL LOGIC
![Page 2: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/2.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Sequential Logic
FF’s
LOGIC
tp,comb
φ
InOut
2 storage mechanisms• positive feedback
• charge-based
![Page 3: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/3.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Positive Feedback: Bi-Stability
Vi1
Vo1=Vi2Vo2
Vi1 Vo2
Vo1
Vi2
= V
o1
Vi2
= V
o1
Vi1 = Vo2
A
C
B
![Page 4: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/4.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Meta-StabilityV
i2 =
Vo1
Vi1 = Vo2
C
Vi2
= V
o1
Vi1 = Vo2
B
δ δ
Gain should be larger than 1 in the transition region
![Page 5: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/5.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
SR-Flip Flop
S
R
QS
R Q
S R Q Q
0101
0011
Q100
Q010
S
R
Q
Q
QS
R Q
S R Q Q
1010
1100
Q101
Q011
Q
Q
![Page 6: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/6.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
JK- Flip Flop
S
R
Q
Q Q
J
K
φ
QJ
K Q
Jn Kn Qn+1
0011
0101
Qn01Qn
(b)
(c)
Q
(a)φ
![Page 7: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/7.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Other Flip-Flops
QJ
K Qφ
T
φQJ
K Qφφ
D
Q
Qφ
T Q
Qφ
D
Toggle Flip-Flop Delay Flip-Flop
![Page 8: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/8.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Race Problem
Q
Qφ
D
1
t
t
tloop
φ
Signal can race around during φ = 1
![Page 9: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/9.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Master-Slave Flip-Flop
S
R
Q
Q Q
QS
R
Q
Q
J
K
φ
MASTER SLAVE
QJ
K Qφ
PRESET
CLEAR
SI
RI
![Page 10: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/10.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Propagation Delay Based Edge-Triggered
φ
In XN2
N1
Out
φ
In
X
Out
tpLH
= Mono-Stable Multi-Vibrator
![Page 11: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/11.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Edge Triggered Flip-Flop
φ
S
R
Q
Q
Q
J
K
Q
QJ
KQ
>φ
![Page 12: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/12.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Flip-Flop: Timing Definitions
DATA
STABLE
DATASTABLE
In
Out
t
t
t
φ
tsetup thold
tpFF
![Page 13: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/13.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Maximum Clock Frequency
FF’s
LOGIC
tp,comb
φ
![Page 14: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/14.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
CMOS Clocked SR- FlipFlop
VDD
Q
Q
RS
φφM1 M3
M4M2
M6
M5 M7
M8
![Page 15: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/15.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Flip-Flop: Transistor Sizing
0.0 1.0 2.0 3.0 4.0 5.00.0
2.0
4.0
VQ
(1.8/1.2)(3.6/1.2)(7.2/1.2)
![Page 16: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/16.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
6 Transistor CMOS SR-Flip Flop
VDD
φ
M1 M3
M4M2
M5R
φ
S
![Page 17: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/17.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Charge-Based Storage
D
D
φ
φ
In
φ
φ
(a) Schematic diagram
(b) Non-overlapping clocks
Pseudo-static Latch
![Page 18: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/18.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Master-Slave Flip-Flop
φ
φ
φ
φ D
InA
B
φ
φ
Overlapping Clocks Can Cause
• Race Conditions
• Undefined Signals
![Page 19: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/19.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
2 phase non-overlapping clocks
φ2
φ1
φ1
φ2 D
In
φ1
φ2
tφ12
![Page 20: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/20.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
2-phase dynamic flip-flop
φ2φ1
DIn
Input Sampled
Output Enable
φ1
φ2
![Page 21: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/21.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Flip-flop insensitive to clock overlap
DIn
φ
φ φ
φ
VDDVDD
M1
M3
M4
M2 M6
M8
M7
M5
φ− section φ− section
CL1 CL2
X
C2MOS LATCH
![Page 22: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/22.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
C2MOS avoids Race Conditions
DIn
1
M1
M3
M2 M6
M7
M5
1
DIn
VDDVDD
M1
M4
M2 M6
M8
M5
0 0
VDDVDD
(a) (1-1) overlap (b) (0-0) overlap
X X
![Page 23: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/23.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
PipeliningR
EG
φ
RE
G
φR
EG
φ
log.
RE
G
φ
RE
G
φ
RE
G
φ
.
RE
G
φ
RE
G
φ
logOut Out
a
b
a
b
Non-pipelined version Pipelined version
![Page 24: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/24.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Pipelined Logic using C2MOS
InF Out
φ
φ
VDD
φ
φ
VDD
φ
φ
VDD
C2C1
GC3
NORA CMOS
What are the constraints on F and G?
![Page 25: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/25.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Example
1
φ
φ
VDD
φ
φ
VDDVDD
Number of a static inversions should be even
![Page 26: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/26.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
NORA CMOS Modules
φ
φ
VDDVDD
PDN
φ
In1In2In3
φ
VDD
PUN
φ
φ
Out
φ
φ
VDD
Out
VDD
PDN
φ
In1In2In3
φ
VDD
In4
In4
VDD
(a) φ-module
(b) φ-module
Combinational logic Latch
![Page 27: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/27.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Doubled C2MOS Latches
φ
VDD
Out
φ
VDD
Doubled n-C2MOS latch
Inφ
VDD
Outφ
VDD
Doubled n-C2MOS latch
In
![Page 28: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/28.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
TSPC - True Single Phase Clock Logic
φ
VDD
Outφ
VDD
φ
VDD
φ
VDD
InStaticLogic
PUN
PDN
Including logic into
the latch
Inserting logic between
latches
![Page 29: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/29.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Master-Slave Flip-flops
φ
VDD
D
VDD
φ
VDD
D
φ
VDD
φ
VDD
D
VDD
φ
φ
Dφ
VDD
φ
VDD
D
VDD
φ
φD
(a) Positive edge-triggered D flip-flop (b) Negative edge-triggered D flip-flop
(c) Positive edge-triggered D flip-flopusing split-output latches
XY
![Page 30: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/30.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Schmitt Trigger
In Out
Vin
Vout VOH
VOL
VM– VM+
•VTC with hysteresis
•Restores signal slopes
![Page 31: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/31.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Noise Suppression usingSchmitt Trigger
VM+
VM–
VoutVin
t tt0 t0 + tp
![Page 32: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/32.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
CMOS Schmitt TriggerVDD
Vin Vout
M1
M2
M3
M4
X
Moves switching thresholdof first inverter
![Page 33: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/33.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Schmitt TriggerSimulated VTC
0.0 1.0 2.0 3.0 4.0 5.0Vin (V)
0.0
1.0
2.0
3.0
4.0
5.0
VX (V
)
0.0 1.0 2.0 3.0 4.0 5.0Vin (V)
0.0
2.0
4.0
6.0
Vou
t (V
)
VM-
VM+
![Page 34: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/34.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
CMOS Schmitt Trigger (2)
In
VDD
VDD
Out
M1
M2
M3
M4
M5
M6
X
![Page 35: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/35.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Multivibrator Circuits
Bistable Multivibrator
Monostable Multivibrator
Astable Multivibrator
flip-flop, Schmitt Trigger
one-shot
oscillator
S
R
T
![Page 36: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/36.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Transition-Triggered Monostable
DELAY
td
In
Outtd
![Page 37: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/37.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Monostable Trigger (RC-based)
VDD
InOutA B
C
R
In
B
Out t
VM
t2t1
(a) Trigger circuit.
(b) Waveforms.
![Page 38: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/38.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Astable Multivibrators (Oscillators)
0 1 2 N-1
0 1 2 3 4 5
t (nsec)
-1.0
1.0
3.0
5.0
V (
Vol
t)
V1 V3 V5
Ring Oscillator
simulated response of 5-stage oscillator
![Page 39: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/39.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Voltage Controller Oscillator (VCO)
In
VDD
M3
M1
M2
M4
M5
VDD
M6
Vcontr Current starved inverter
Iref Iref
Schmitt Triggerrestores signal slopes
0.5 1.5 2.5Vcontr (V)
0.0
2
4
6
t pH
L (n
sec)
propagation delay as a functionof control voltage
![Page 40: SEQUENTIAL LOGIC - University of California, Berkeleybwrcs.eecs.berkeley.edu/Classes/IcBook/SLIDES/slides6.pdf · Digital Integrated Circuits Sequential Logic © Prentice Hall 1995](https://reader030.vdocuments.mx/reader030/viewer/2022040705/5e031cabd9e2ea2f2041cff8/html5/thumbnails/40.jpg)
Digital Integrated Circuits © Prentice Hall 1995Sequential Logic
Relaxation Oscillator
Out2
CR
Out1
Int
I1 I2
T = 2 (log3) RC