rcu to fecs connectors
DESCRIPTION
Readout Control Unit 1/3. Reconfiguration Auxiliary Devices FLASH Memory FLASH FPGA (ProASIC+). BUS TRANSCEIVERS. FINAL RCU (FECs side). FPGA MAIN FUNCTION Power-on Procedure FEE Initialization Dataflow Control FEE Safety Control. RCU to FECs CONNECTORS. FPGA - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: RCU to FECs CONNECTORS](https://reader036.vdocuments.mx/reader036/viewer/2022062718/56812c5f550346895d90ec96/html5/thumbnails/1.jpg)
1
RCU to FECs
CONNECTORS
BUS
TRANSCEIVERS
FPGA
XILINX Virtex-II Pro
FINAL RCU (FECs side)
FPGA MAIN FUNCTION
• Power-on Procedure
• FEE Initialization
• Dataflow Control
• FEE Safety Control
Reconfiguration Auxiliary Devices
- FLASH Memory
- FLASH FPGA (ProASIC+)
Readout Control Unit 1/3
FPGA for final RCU • Real-time readback of configuration data for verification
• Partial reconfiguration while running
![Page 2: RCU to FECs CONNECTORS](https://reader036.vdocuments.mx/reader036/viewer/2022062718/56812c5f550346895d90ec96/html5/thumbnails/2.jpg)
2
Power Regulators
FINAL RCU (links side)
Readout Control Unit 2/3
DCS CARD
SIU CARD
![Page 3: RCU to FECs CONNECTORS](https://reader036.vdocuments.mx/reader036/viewer/2022062718/56812c5f550346895d90ec96/html5/thumbnails/3.jpg)
3
Characterization of Sector A09
Sector A09 equipped with • backplanes • cooling circuit• LV power rods• LV PS + cables (4 x 40m)
Sector A09 equipped with • backplanes • cooling circuit• LV power rods• LV PS + cables (4 x 40m)