naveen uart batch 43
TRANSCRIPT
![Page 1: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/1.jpg)
UART IP VERIFICATION
ByNaveen CBatch-43
![Page 2: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/2.jpg)
ContentsWhat is UART? IntroductionKey Feature of UARTUVM TB Architecture Test Cases verifiedWaveforms
2
![Page 3: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/3.jpg)
Introduction
The Universal Asynchronous Receiver Transmitter or simple UART is one of the common peripheral found on microcontrollers (MCU) widely used for communication with the external devices and systems.
Modules, ASIC's , and PC's are among the devices that the microcontroller can communicate to through the UART.
3
![Page 4: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/4.jpg)
UART
4
![Page 5: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/5.jpg)
Features•WISHBONE interface in 8-bit data bus mode or 32-bit data bus mode.
•FIFO mode is supported.
•An on-chip bit rate (baud rate) generator to control transmit and receive data rate.
5
![Page 6: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/6.jpg)
![Page 7: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/7.jpg)
Divisor Latch Byte
Calculating Divisor Latch Byte:
Divisor latch Byte= (input clock speed) / (16 x baud rate)
Two different input clock frequency taken are 50MHz and 25MHz
Baud rate = 1,00,000
7
![Page 8: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/8.jpg)
Operationo Upon a write to the data input bus
WB_DAT_I, the core will automatically serialize and emit the byte on the Trx_PAD_O.
o According to the interrupt we have enabled the int_o goes high whenever an interrupt is available.
o Upon reception of a bit stream on Srx_PAD_O, the core will unserialise the information and check for error and it will send the received data to receiver FIFO.
o This announce that the received byte can be read on the data output bus WB_DAT_O. As soon as the fifo trigger level reached and its get enabled the Int_o will get high and can be read at the output port.
8
![Page 9: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/9.jpg)
Data framing…
9
![Page 10: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/10.jpg)
UVM Architecture
10
![Page 11: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/11.jpg)
Modes of OperationThree main modes of operation Half Duplex mode Full Duplex Mode Loop Back Mode
11
![Page 12: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/12.jpg)
Half Duplex Mode
12
![Page 13: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/13.jpg)
Full Duplex Mode
Transmission is bidirectional.
UART 1 Transmits and UART 2 Receives.meanwhile UART 2 Transmits and UART 1receives.
13
![Page 14: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/14.jpg)
Loop Back Mode
14
![Page 15: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/15.jpg)
TEST CASESHalf Duplex ModeFull Duplex ModeDual Loop Back ModeParity Error Break interruptOverrun conditionFraming ErrorTimeout IndicationTransmitter holding register emptySetting LCR to Transmitting 5 bits dataSetting LCR to Transmitting 6 bits dataSetting LCR to Transmitting 7 bits data
15
![Page 16: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/16.jpg)
Half Duplex Mode INPUT
16
![Page 17: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/17.jpg)
Half Duplex Mode OUTPUT
17
![Page 18: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/18.jpg)
Full Duplex Mode INPUT
18
![Page 19: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/19.jpg)
Full Duplex Mode OUTPUT
19
![Page 20: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/20.jpg)
Loop Back Mode INPUT
20
![Page 21: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/21.jpg)
Loop Back Mode OUTPUT
21
![Page 22: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/22.jpg)
Parity Error INPUT
22
![Page 23: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/23.jpg)
Parity Error OUTPUT
23
![Page 24: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/24.jpg)
Break interrupt INPUT
24
![Page 25: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/25.jpg)
Break Interrupt OUTPUT
25
![Page 26: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/26.jpg)
Overrun Error INPUT
26
![Page 27: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/27.jpg)
Overrun Error OUTPUT
27
![Page 28: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/28.jpg)
Framing Error INPUT
28
![Page 29: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/29.jpg)
Framing Error OUTPUT
29
![Page 30: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/30.jpg)
Timeout Indication INPUT
30
![Page 31: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/31.jpg)
Timeout Indication OUTPUT
31
![Page 32: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/32.jpg)
Transmitter Holding Register Empty INPUT
32
![Page 33: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/33.jpg)
Transmitter Holding Register Empty OUTPUT
33
![Page 34: Naveen UART BATCH 43](https://reader036.vdocuments.mx/reader036/viewer/2022062320/55c422e2bb61eb7d398b48b3/html5/thumbnails/34.jpg)
THANK YOU
34