minimum dynamic power cmos circuits
DESCRIPTION
Minimum Dynamic Power CMOS Circuits. Vishwani D. Agrawal Rutgers University, Dept. of ECE Piscataway, NJ 08854 http://cm.bell-labs.com/cm/cs/who/va Collaborators: M. L. Bushnell and T. Raja, Rutgers University (Support from NSF). Power in a CMOS Gate. VDD = 5V. IDD. Ground. - PowerPoint PPT PresentationTRANSCRIPT
May 28, 2003 Minimum Dynamic Power CMOS
1
Minimum Dynamic Power CMOS Circuits
Vishwani D. AgrawalRutgers University, Dept. of ECE
Piscataway, NJ 08854http://cm.bell-labs.com/cm/cs/who/va
Collaborators: M. L. Bushnell and T. Raja, Rutgers University(Support from NSF)
May 28, 2003 Minimum Dynamic Power CMOS
2
Power in a CMOS GateVDD = 5VVDD = 5V
IDDIDD
GroundGround
May 28, 2003 Minimum Dynamic Power CMOS
3
Problem Statement•Design a digital circuit for minimum
transient energy consumption by eliminating hazards
Ref: Agrawal (`97), Agrawal et al. (`99)
May 28, 2003 Minimum Dynamic Power CMOS
4
Theorem 1•For correct operation with minimum
energy consumption, a Boolean gate must produce no more than one event per transition
Ref: Agrawal, et al., Proc. VLSI Design’99
May 28, 2003 Minimum Dynamic Power CMOS
5
• Given that events occur at the input of a gate (inertial delay = d ) at times t1 < . . . < tn , the number of events at the gate output cannot exceed
Theorem 2
min ( min ( n n , 1 + ), 1 + )ttnn – t – t11----------------
dd
ttnn - t - t11 + d + d
tt11 t t22 t t33 t tnn t tnn + + dd
timetime
May 28, 2003 Minimum Dynamic Power CMOS
6
Minimum Transient Design
•Minimum transient energy condition for a Boolean gate:
| t| tii - t - tjj | < d | < d
Where tWhere tii and t and tjj are arrival times of input are arrival times of input
events and d is the inertial delay of gateevents and d is the inertial delay of gate
May 28, 2003 Minimum Dynamic Power CMOS
7
Linear Program (LP)•Variables: gate and buffer delays•Objective: minimize number of buffers•Subject to: overall circuit delay•Subject to: minimum transient condition
for multi-input gates•AMPL, MINOS 5.5 (Fourer, Gay and
Kernighan)
May 28, 2003 Minimum Dynamic Power CMOS
8
Limitations of This LP•Constraints are written by path
enumeration.•Since number of paths in a circuit is
exponential in circuit size, the formulation is infeasible for large circuits.
•Example: c880 has 6.96M constraints.
May 28, 2003 Minimum Dynamic Power CMOS
9
A New LP Model•Introduce two new variables per gate
output:• ti Earliest time of signal transition at gate i.• Ti Latest time of signal transition at gate i.
t1, T1
tn, Tn
...ti, Ti
Ref: Raja et al. (`03)
May 28, 2003 Minimum Dynamic Power CMOS
10
New Linear Program
•Gate variables d4 . . . d12•Buffer Variables d15 . . . d29•Corresponding window variables t4 . . . t29 and T4 . . . T29.
May 28, 2003 Minimum Dynamic Power CMOS
11
Multiple-Input Gate Constraints
T7 > T5 + d7; t7 < t5 + d7; d7 > T7 - t7;T7 > T6 + d7; t7 < t6 + d7;
For Gate 7:
t5 T5
t6 T6 t7 T7
t5+d7 T5+d7
t6+d7 T6+d7
Input windows: Outputwindows:
May 28, 2003 Minimum Dynamic Power CMOS
12
Single-Input Gate Constraints
T16 + d19 = T19 ;t16 + d19 = t19 ;
Buffer 19:
May 28, 2003 Minimum Dynamic Power CMOS
13
Overall Delay Constraints
T11 < maxdelayT12 < maxdelay
May 28, 2003 Minimum Dynamic Power CMOS
14
Why New Model is Superior?
• Path constraints from old model:2 × 2 × … 2 = 2n paths between an I/O pair
• For new model, a single constraint per PO controls I/O delay.
• For new model, number of minimum energy constraints for each gate depends on gate inputs.
May 28, 2003 Minimum Dynamic Power CMOS
15
Comparison of Constraints
Number of gates in circuit
Num
ber
of c
onst
rain
ts
c880
3,611
6.96x106
May 28, 2003 Minimum Dynamic Power CMOS
16
Results: 1-Bit Adder
May 28, 2003 Minimum Dynamic Power CMOS
17
Estimation of Power•Circuit is simulated by an event-driven
simulator for both optimized and un-optimized gate delays.
•All transitions at a gate are counted as Events[gate].
•Power consumed Events[gate] x # of fanouts.
•Ref: “Effects of delay model on peak power estimation of VLSI circuits,” Hsiao, et al. (ICCAD`97).
May 28, 2003 Minimum Dynamic Power CMOS
18
Original 1-Bit Adder
Colo
r co
des
for
num
ber
of tr
ansi
tions
May 28, 2003 Minimum Dynamic Power CMOS
19
Optimized 1-Bit Adder
Colo
r co
des
for
num
ber
of tr
ansi
tions
May 28, 2003 Minimum Dynamic Power CMOS
20
Benchmark CircuitsCircuit C432
C880
C6288
c7552
Maxdel.(gates)
1734
2448
4794
4386
No. ofBuffers
9566
6234
294120
366111
Average
0.720.62
0.680.68
0.400.36
0.28* 0.26*
Peak
0.670.60
0.540.52
0.360.34
0.24* 0.22*
Normalized Power
* Corrected data
May 28, 2003 Minimum Dynamic Power CMOS
21
Results: 4-Bit ALUmaxdelay Buffers inserted
7 510 212 115 0
Power Savings :Peak = 33 %, Average = 21 %
May 28, 2003 Minimum Dynamic Power CMOS
22
Physical DesignGatel/w Gate
l/w
Gatel/w
Gatel/w
Gate delay modeled as a linear function of gate size, total load capacitance, and fanout gate sizes (Berkelaar and Jacobs, 1996).
Layout circuit with some nominal gate sizes.
Enter extracted routing delays in LP as constants and solve for gate delays.
Change gate sizes as determined from a linear system of equations.
Iterate if routing delays change.
May 28, 2003 Minimum Dynamic Power CMOS
23
Power Dissipation of ALU4En
ergy
in n
anoj
oule
s
0
1
2
34
5
6
7
0.0 0.5 1.0 1.5 2.0microseconds
Original ALUdelay ~ 3.5ns
Minimum energy ALUdelay ~ 10ns
1 micron CMOS, 57 gates, 14 PI, 8 PO100 random vectors simulated in Spice
May 28, 2003 Minimum Dynamic Power CMOS
24
ALU: Original and Optimized
May 28, 2003 Minimum Dynamic Power CMOS
25
References• R. Fourer, D. M. Gay and B. W. Kernighan, AMPL: A Modeling
Language for Mathematical Programming, South San Francisco: The Scientific Press, 1993.
• M. Berkelaar and E. Jacobs, “Using Gate Sizing to Reduce Glitch Power,” Proc. ProRISC Workshop, Mierlo, The Netherlands, Nov. 1996, pp. 183-188.
• V. D. Agrawal, “Low Power Design by Hazard Filtering,” Proc. 10th Int’l Conf. VLSI Design, Jan. 1997, pp. 193-197.
• M. Hsiao, E. M. Rudnick and J. H. Patel, “Effects of Delay Model in Peak Power Estimation of VLSI Circuits,” Proc. ICCAD, Nov. 1997, pp. 45-51.
• V. D. Agrawal, M. L. Bushnell, G. Parthasarathy and R. Ramadoss, “Digital Circuit Design for Minimum Transient Energy and Linear Programming Method,” Proc. 12th Int’l Conf. VLSI Design, Jan. 1999, pp. 434-439.
• V. D. Agrawal, “Low Power Circuits Through Hazard Pulse Suppression,” US Patent 5,983,007, Nov. 9, 1999.
• T. Raja, V. D. Agrawal and M. L. Bushnell, “Minimum Dynamic Power CMOS Circuit Design by a Reduced Constraint Set Linear Program,” Proc. 16th Int’l Conf. VLSI Design, Jan. 2003.
May 28, 2003 Minimum Dynamic Power CMOS
26
Conclusion• Obtained an LP constraint-set that is linear in the size of
the circuit. LP solution:• Eliminates glitches at all gate outputs,• Holds I/O delay within specification, and• Combines path-balancing and hazard-filtering to
minimize the number of delay buffers.• New LP produces results exactly identical to old LP
requiring exponential constraint-set.• Results show peak power reduction up to 78% and
average power savings up to 74%.