microprocessors and microsystems volume 35, issue 2, march 2011, pages 230–245 special issue on...
TRANSCRIPT
![Page 1: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/1.jpg)
Virtualizing NoC resources in chip-multiprocessors
Microprocessors and MicrosystemsVolume 35, Issue 2, March 2011, Pages 230–245
Special issue on Network-on-Chip Architectures and Design MethodologiesFrancisco Trivino, Jose L. Sanchez, Francisco J. Alfaro, Jose Flich
王健宇2012.10.24
![Page 2: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/2.jpg)
2
Introduction NoC virtualization Performance evaluation Experimental results Conclusions
Outline
![Page 3: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/3.jpg)
3
Introduction NoC virtualization Performance evaluation Experimental results Conclusions
Outline
![Page 4: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/4.jpg)
4
Chip-mutiprocessors (CMP) are expected in the future
Applications run in CMP increase◦ Applications share resource, CMP load increase◦ Affect the performance of applications
Isolate the traffic of different applications to increase applications performance◦ Partition CMP into several regions
Introduction
![Page 5: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/5.jpg)
5
Introduction (cont.)
![Page 6: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/6.jpg)
6
Introduction (cont.)
![Page 7: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/7.jpg)
7
Introduction NoC virtualization Performance evaluation Experimental results Conclusions
Outline
![Page 8: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/8.jpg)
8
Partition CMP into several regions Virtual-regions (VR)
◦ Traffic can not traverse other regions Virtual-domains (VD)
◦ Message can cross the boundaries of the regions Logic-Based Distributed Routing (LBDR)
NoC virtualization
![Page 9: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/9.jpg)
9
NoC virtualization (cont.)
Virtual-regions (VR) Virtual-domains (VD)
![Page 10: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/10.jpg)
10
2 sets of bits per output port◦ 1 bit per port: connection◦ 2 bit per port: routing
Logic-Based Distributed Routing
![Page 11: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/11.jpg)
11
LBDR (cont.)
![Page 12: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/12.jpg)
12
Introduction NoC virtualization Performance evaluation Experimental results Conclusions
Outline
![Page 13: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/13.jpg)
13
Simulation environment System integration CMP model Workload Scenarios
Performance evaluation
![Page 14: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/14.jpg)
14
Simulation environmentSimics-GEMS
![Page 15: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/15.jpg)
15
System integration
![Page 16: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/16.jpg)
16
CMP model A processing element A router A private L1 cache A shared L2 cache A memory directory bank A memory controller
![Page 17: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/17.jpg)
17
CMP model (cont.)
![Page 18: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/18.jpg)
18
PARSEC v2.1 benchmark
Workload
![Page 19: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/19.jpg)
19
Baseline scenarios VR/VD scenarios
◦ Divided the CMP in four regions◦ Each region has the same number of resources◦ Each application is assigned to one region
Scenarios
![Page 20: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/20.jpg)
20
Baseline scenarios
![Page 21: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/21.jpg)
21
VR scenarios
![Page 22: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/22.jpg)
22
VR scenarios (cont.)
![Page 23: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/23.jpg)
23
VD scenarios
![Page 24: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/24.jpg)
24
Introduction NoC virtualization Performance evaluation Experimental results Conclusions
Outline
![Page 25: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/25.jpg)
25
Static Applications start until the first application
end (Blackscholes) Each scenario with 3 different packet
injection rates (PIR) Performance metrics
◦ Execution time◦ Network latency◦ Network throughput◦ Energy consumption◦ Link utilization
Experimental results
![Page 26: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/26.jpg)
26
Execution time
a
b
c
d
24%
18%
25%
![Page 27: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/27.jpg)
27
Execution time (cont.)
Blackscholes, Swaptions, Streamcluster, Fluidanimate
4%9%
Applications set two
![Page 28: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/28.jpg)
28
Network latency
a
b
c
d
29%
32%
33%
19%
![Page 29: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/29.jpg)
29
Network throughput
a
b
c
d
6%
8%18%
![Page 30: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/30.jpg)
30
Energy consumption
a
b
c
d
13%
10%
![Page 31: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/31.jpg)
31
Link utilization
![Page 32: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/32.jpg)
32
Link utilization (cont.)
![Page 33: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/33.jpg)
33
Link utilization (cont.)
![Page 34: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/34.jpg)
34
Link utilization (cont.)
![Page 35: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/35.jpg)
35
Introduction NoC virtualization Performance evaluation Experimental results Conclusions
Outline
![Page 36: Microprocessors and Microsystems Volume 35, Issue 2, March 2011, Pages 230–245 Special issue on Network-on-Chip Architectures and Design Methodologies](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfaf1a28abf838c9d476/html5/thumbnails/36.jpg)
36
Improve the performance in CMP Partition CMP into several regions to isolate
the traffic of different applications Dynamic assign resources is a question
Conclusions