lab1 introduction to fpga, nexys4, questasim, & vivado
TRANSCRIPT
![Page 1: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/1.jpg)
Lab1 Introduction toFPGA, Nexys4, Questasim, & VivadoEE354
![Page 2: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/2.jpg)
Introduction to FPGA
![Page 3: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/3.jpg)
FPGA Architecture▪Field Programmable Gate Array
▪CLBs (Configurable Logic Blocks)▪ Slices of LUT’s, Muxes, Flip Flops to realize logic
▪IOBs (Input/Output Blocks)▪ Buffers and Tri-state gates to bring signals on/off
the chip
▪Programmable Interconnect Points▪ Configurable routing paths for the CLB’s and IOB’s
![Page 4: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/4.jpg)
CLB (Configurable Logic Block)
• Look-up-Tables store the truth tables for the logic to be implemented
• LUT’s can be re-configured based on the design
• Flip Flops in the CLB’s allow for sequential logic
• Building Blocks of all logic in the FPGA
![Page 5: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/5.jpg)
FPGA Design Flow (for EE354)
1. Design Entry in Verilog
◦ Our designs will typically include a core design (state machine) and a top design (integrates I/O with core design)
2. Behavioral Simulation of core design
3. Synthesize design into a netlist
4. Implementation
◦ Reads the constraints we assign (.xdc file)
◦ Optimizes, places the design on the specified board, routes the design
5. Generate Bitstream
Synthesis, Implementation, Bitstream Generation are all done in Vivado
![Page 6: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/6.jpg)
Introduction to Nexys-4
Nexys4_Basic_IO_Introduction.pdf
Nexys_4_documentation/
![Page 7: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/7.jpg)
![Page 8: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/8.jpg)
![Page 9: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/9.jpg)
Handling Nexys-4ESD (Electrostatic Discharge)
-- Electrostatic discharge can damage chips! So, please do not touch PCB traces or component pins. Hold the board between fingers on the edges.
-- The storage box has antistatic black foam. That is for storage only.You should not power the board while it is in the box.
-- Do not alter the jumpers.
![Page 10: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/10.jpg)
Demonstration of Questasim on VDI
![Page 11: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/11.jpg)
Demonstration of Questasim on VDI (MyDesktop)
Example design: Middle_Finder.zip
Steps to run QuestasimModelSim_Questasim_Testing.pdf
![Page 12: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/12.jpg)
Demonstration of Vivado on VDI
![Page 13: Lab1 Introduction to FPGA, Nexys4, Questasim, & Vivado](https://reader030.vdocuments.mx/reader030/viewer/2022012715/61ae2a3db4fdcc757637b0ff/html5/thumbnails/13.jpg)
Demonstration of Vivado on VDI (MyDesktop)Example design: test_nexys4_verilog_sources_onlytest_nexys4_verilog.zip
Transferring files between your laptop and VDIProject directories under temporary C:\Xilinx_projects\
Transferring the .bit file to your N4 board through the Hardware Manager tool on Vivado