implementation technology. transistor switches nmos
Post on 21-Dec-2015
244 views
TRANSCRIPT
![Page 1: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/1.jpg)
Implementation technology
![Page 2: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/2.jpg)
Transistor Switches
![Page 3: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/3.jpg)
NMOS
![Page 4: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/4.jpg)
PMOS
![Page 5: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/5.jpg)
PMOS
![Page 6: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/6.jpg)
NMOS
![Page 7: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/7.jpg)
PMOS
![Page 8: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/8.jpg)
NMOS Logic Gates
![Page 9: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/9.jpg)
NOT
![Page 10: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/10.jpg)
NAND
![Page 11: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/11.jpg)
NAND
![Page 12: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/12.jpg)
NOR
![Page 13: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/13.jpg)
NOR
![Page 14: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/14.jpg)
CMOS Logic Gates
![Page 15: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/15.jpg)
AND
![Page 16: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/16.jpg)
OR
![Page 17: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/17.jpg)
OR
![Page 18: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/18.jpg)
CMOS NOT
![Page 19: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/19.jpg)
CMOS NAND
![Page 20: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/20.jpg)
CMOS NOR
![Page 21: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/21.jpg)
CMOS AND
![Page 22: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/22.jpg)
![Page 23: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/23.jpg)
![Page 24: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/24.jpg)
7400
![Page 25: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/25.jpg)
7400
![Page 26: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/26.jpg)
74244
![Page 27: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/27.jpg)
Programmable Logic Array
![Page 28: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/28.jpg)
General structure of PLA
![Page 29: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/29.jpg)
Gate level diagram of a PLA
![Page 30: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/30.jpg)
![Page 31: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/31.jpg)
![Page 32: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/32.jpg)
![Page 33: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/33.jpg)
![Page 34: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/34.jpg)
![Page 35: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/35.jpg)
![Page 36: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/36.jpg)
![Page 37: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/37.jpg)
![Page 38: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/38.jpg)
A section of a programmed FPGA.
![Page 39: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/39.jpg)
3.7 Custom Chips, Standard Cells, and Gate Arrays
• The designer of a custom chip has complete flexibility to decide the size of the chip,
1.the number of transistors the chip contains;
2.the placement of each transistor on the chip;
3.the way the transistors are connected together.
![Page 40: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/40.jpg)
layout
• The process of defining exactly where on the chip each transistor and wire is situated is called chip layout.
• 版面设计、布局布线
![Page 41: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/41.jpg)
Figure 3.40 A section of two rows in a standard-cell chip.
![Page 42: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/42.jpg)
Figure 3.41 A sea-of-gates gate array.
![Page 43: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/43.jpg)
Figure 3.42 The logic function
in the gate array of Figure 3.41.
![Page 44: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/44.jpg)
3.8 Practical Aspects
• robustness of logic circuits逻辑电路的鲁棒性• signal propagation delays 传输延时• power dissipation 功耗• Polysilicon 多晶硅 Extremely small dimensions
![Page 45: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/45.jpg)
MOSFET Fabrication and Behavior
• L channel length
• W channel width
• ON-Resistance 1K
• Voltage Level in Logic Gates
• Noise Margin 噪声容限
![Page 46: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/46.jpg)
Power Dissipation in Logic Gates
• Static Power
• Dynamic Power
![Page 47: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/47.jpg)
Fan-in and Fan-out
• Fan-in: the number of inputs to the gates
• Fan-out: the number of other gates that a specific gate drives
![Page 48: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/48.jpg)
buffer
• A logic gate has to drive a large capacitive load
• Built with relatively large transistors
![Page 49: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/49.jpg)
Transmission Gates 传输门• NMOS:passes 0 well and 1 poorly
• PMOS :passes 1 well and 0 poorly
![Page 50: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/50.jpg)
Exclusive-OR Gates 异或门
![Page 51: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/51.jpg)
Multiplexer Circuit
![Page 52: Implementation technology. Transistor Switches NMOS](https://reader036.vdocuments.mx/reader036/viewer/2022062407/56649d6a5503460f94a489e7/html5/thumbnails/52.jpg)
Implementation Details for …
• Programmable Switches
• SPLD—metal-alloy fuses 铝合金熔丝• melted not reversible