Download - ECE 301 – Digital Electronics
![Page 1: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/1.jpg)
NAND-NAND and NOR-NOR Circuitsand
Even and Odd Logic Functions
ECE 301 – Digital Electronics
![Page 2: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/2.jpg)
ECE 301 - Digital Electronics 2
Logic Gates AND and OR Gates
2-input gates realized with 6 CMOS transistors 3-input gates realized with 8 CMOS transistors
NAND and NOR Gates 2-input gates realized with 4 CMOS transistors 3-input gates realized with 6 CMOS transistors
Therefore, it is more cost efficient to design logic circuits from NAND and NOR gates.
![Page 3: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/3.jpg)
ECE 301 - Digital Electronics 3
Using the NAND Gate
![Page 4: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/4.jpg)
ECE 301 - Digital Electronics 4
“Redrawing” the NAND Gate
Remember, this is an application of DeMorgan's Theorem
bubble denotes inversion
![Page 5: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/5.jpg)
ECE 301 - Digital Electronics 5
Using the NOR Gate
![Page 6: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/6.jpg)
ECE 301 - Digital Electronics 6
“Redrawing” the NOR Gate
Remember, this is an application of DeMorgan's Theorem
bubble denotes inversion
![Page 7: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/7.jpg)
ECE 301 - Digital Electronics 7
SOP using NAND Gates Converting from AND-OR to NAND-NAND
Draw the AND-OR logic circuit for the SOP expression.
Add bubbles (inversion) At the output of each AND gate At the corresponding inputs of the OR gate Two bubbles on the same signal cancel (A'' = A)
All gates in the logic circuit are NAND gates Two different representations for the NAND gate 74xx08 Quad 2-input NAND Gate
![Page 8: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/8.jpg)
ECE 301 - Digital Electronics 8
NAND Gate Realization of SOP
![Page 9: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/9.jpg)
ECE 301 - Digital Electronics 9
NAND Gate Realization of SOP
![Page 10: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/10.jpg)
ECE 301 - Digital Electronics 10
NAND Gate Realization of amultilevel AND-OR Circuit
![Page 11: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/11.jpg)
ECE 301 - Digital Electronics 11
POS using NOR Gates Converting from OR-AND to NOR-NOR
Draw the OR-AND logic circuit for the POS expression.
Add bubbles (inversion) At the output of each OR gate At the corresponding inputs of the AND gate Two bubbles on the same signal cancel (A'' = A)
All gates in the logic circuit are NOR gates Two different representations for the NOR gate 74xx02 Quad 2-input NOR Gate
![Page 12: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/12.jpg)
ECE 301 - Digital Electronics 12
NOR Gate Realization of POS
Need to include (or draw on the board) the OR-AND circuit.
![Page 13: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/13.jpg)
ECE 301 - Digital Electronics 13
NOR Gate Realization of POS
Need to include (or draw on the board) the OR-AND circuit.
![Page 14: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/14.jpg)
ECE 301 - Digital Electronics 14
Example:
Implement the function
F(A,B,C) = m(0,2,3,7)
using only NAND gates.
![Page 15: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/15.jpg)
ECE 301 - Digital Electronics 15
Example:
Implement the function
F(A,B,C) = m(0,2,3,7)
using only NOR gates.
![Page 16: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/16.jpg)
ECE 301 - Digital Electronics 16
Example:
Implement the function
F(A,B,C) = M(1,5,6,7)
using only NOR gates.
![Page 17: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/17.jpg)
ECE 301 - Digital Electronics 17
Example:
Implement the function
F(A,B,C) = M(1,5,6,7)
using only NAND gates.
![Page 18: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/18.jpg)
ECE 301 - Digital Electronics 18
Even and Odd Logic Functions
![Page 19: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/19.jpg)
ECE 301 - Digital Electronics 19
Even and Odd Logic Functions
Why is this an odd function? Why is this an even function?
![Page 20: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/20.jpg)
ECE 301 - Digital Electronics 20
Even and Odd Logic Circuits
![Page 21: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/21.jpg)
ECE 301 - Digital Electronics 21
Even and Odd Parity
![Page 22: ECE 301 – Digital Electronics](https://reader035.vdocuments.mx/reader035/viewer/2022081418/56814953550346895db6a25d/html5/thumbnails/22.jpg)
ECE 301 - Digital Electronics 22
Parity Generator