double data rate (ddr)
DESCRIPTION
Double Data Rate (DDR)SDRAM SpecificationTRANSCRIPT
![Page 1: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/1.jpg)
Double Data Rate (DDR)SDRAM Specification
64Mb through 1Gb DDR
SDRAMs with X4/X8/X16 data interfaces.
![Page 2: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/2.jpg)
FEATURES Double--data--rate architecture; two
data transfers per clock cycle Bidirectional, data strobe (DQS) is
transmitted/received with data, to be used in capturing data at the receiver
DQS is edge--aligned with data for READs; center--aligned with data for WRITEs
Differential clock inputs (CK and CK#)
![Page 3: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/3.jpg)
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
Four internal banks for concurrent operation
Data mask (DM) for write data Burst lengths: 2, 4, or 8 CAS Latency: 2 or 2.5, DDR400 also
includes CL = 3
![Page 4: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/4.jpg)
AUTO PRECHARGE option for each burst access
Auto Refresh and Self Refresh Modes
![Page 5: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/5.jpg)
![Page 6: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/6.jpg)
![Page 7: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/7.jpg)
BGA Device Address Assignment and Package Table
![Page 8: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/8.jpg)
FUNCTIONAL BLOCK DIAGRAM OF DDR SDRAM
![Page 9: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/9.jpg)
PIN DESCRIPTIONS
![Page 10: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/10.jpg)
![Page 11: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/11.jpg)
INITIALIZATION Power sequence DESELECT or NOP PRECHARGE ALL MODE REGISTER SET for Extended
Mode Register to enable the DLL. MODE REGISTER SET for Mode
Register to reset the DLL, and to program the operating parameters.
PRECHARGE ALL Two AUTO refresh cycles
![Page 12: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/12.jpg)
MODE REGISTER SET command for the Mode Register, with the reset DLL bit deactivated (i.e., to program operating parameters without resetting the DLL) must be performed.
Following these cycles, the DDR SDRAM is ready for normal operation.
![Page 13: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/13.jpg)
INITIALIZE AND MODE REGISTER SETS
![Page 14: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/14.jpg)
MODE REGISTER Define the specific mode of operation
1.Selection of a burst length
2.Burst type
3.CAS latency
4.Operating mode
![Page 15: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/15.jpg)
Burst Length
The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command.
![Page 16: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/16.jpg)
Burst Type Accesses within a given burst may be
programmed to be either sequential or interleaved; this is referred to as the burst type.
![Page 17: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/17.jpg)
Read Latency The READ latency is the delay, in
clock cycles, between the registration of a READ command and the availability of the first piece of output data.
![Page 18: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/18.jpg)
![Page 19: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/19.jpg)
![Page 20: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/20.jpg)
EXTENDED MODE REGISTER
Control DLL enable/disable.
Output drive strength selection (optional).
![Page 21: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/21.jpg)
![Page 22: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/22.jpg)
COMMANDS
![Page 23: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/23.jpg)
![Page 24: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/24.jpg)
![Page 25: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/25.jpg)
![Page 26: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/26.jpg)
![Page 27: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/27.jpg)
DESELECT The DESELECT function (CS = High)
prevents new commands from being executed by the DDR SDRAM.
![Page 28: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/28.jpg)
NO OPERATION (NOP) This prevents unwanted commands
from being registered during idle or wait states.
![Page 29: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/29.jpg)
MODE REGISTER SET The MODE REGISTER SET
command can only be issued when all banks are idle and no bursts are in progress, and a subsequent executable command cannot be issued until tMRD is met.
![Page 30: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/30.jpg)
ACTIVE The ACTIVE command is used to
open (or activate) a row in a particular bank for a subsequent access.
This row remains active (or open) for accesses until a precharge (or READ or WRITE with AUTOPRECHARGE) is issued to that bank.
![Page 31: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/31.jpg)
READ The READ command is used to initiate
a burst read access to an active row. The value on input A10 determines
whether or not auto precharge is used.
![Page 32: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/32.jpg)
WRITE The WRITE command is used to
initiate a burst write access to an active row.
The value on input A10 determines whether or not auto precharge is used.
Input data appearing on the DQs is written to the memory array subject to the DM input logic level appearing coincident with the data.
![Page 33: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/33.jpg)
BURST TERMINATE The BURST TERMINATE command is
used to truncate read bursts (with autoprecharge disabled).
![Page 34: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/34.jpg)
PRECHARGE The PRECHARGE command is used to
deactivate the open row in a particular bank or the open row in all banks.
Input A10 determines whether one or all banks are to be precharged.
A PRECHARGE command will be treated as a NOP if there is no open row in that bank, or if the previously open row is already in the process of precharging.
![Page 35: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/35.jpg)
AUTO PRECHARGE AUTO PRECHARGE is a feature
which performs the same individual--bank precharge function described above, but without requiring an explicit command.
This is accomplished by using A10 to enable AUTO PRECHARGE in conjunction with a specific READ or WRITE command.
![Page 36: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/36.jpg)
AUTO PRECHARGE ensures that the precharge is initiated at the earliest valid stage within a burst.
This is determined as if an explicit PRECHARGE command was issued at the earliest possible time.
![Page 37: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/37.jpg)
REFRESH REQUIREMENTS DDR SDRAMs require a refresh of all
rows in any rolling 64 ms interval. Dividing the number of device rows
into the rolling 64ms interval defines the average refresh interval, tREFI, which is a guideline to controllers for distributed refresh timing.
For example, a 256Mb DDR SDRAM has 8192 rows resulting in a tREFI of 7.8 μs.
![Page 38: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/38.jpg)
To avoid excessive interruptions to the memory controller, higher density DDR SDRAMs maintain the 7.8 μs average refresh time and perform multiple internal refresh bursts.
![Page 39: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/39.jpg)
AUTO REFRESH AUTOREFRESH is used during
normal operation of the DDR SDRAM The refresh addressing is generated
by the internal refresh controller. This makes the address bits ”Don’t
Care” during an AUTO REFRESH command.
The DDR SDRAM requires AUTO REFRESH cycles at an average periodic interval of tREFI (maximum).
![Page 40: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/40.jpg)
A maximum of eight AUTO REFRESH commands can be posted to any given DDRSDRAM,and the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 8 * tREFI.
![Page 41: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/41.jpg)
SELF REFRESH When in the self refresh mode, the
DDR SDRAM retains data without external clocking.
The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW).
The DLL is automatically disabled upon entering SELF REFRESH, and is automatically enabled upon exiting SELF REFRESH.
![Page 42: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/42.jpg)
Any time the DLL is enabled a DLL Reset must follow and 200 clock cycles should occur before a READ command can be issued.
Input signals except CKE are ”Don’t Care” during SELF REFRESH.
![Page 43: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/43.jpg)
The procedure for exiting self refresh
CK must be stable prior to CKE going back HIGH.
DDR SDRAM must have NOP commands issued for tXSNR because time is required for the completion of any internal refresh in progress.
A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for 200 clock cycles before applying any other command.
![Page 44: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/44.jpg)
The use of SELF REFRESH mode introduces the possibility that an internally timed event can be missed when CKE is raised for exit from self refresh mode.
Upon exit from SELF REFRESH an extra auto refresh command is recommended.
![Page 45: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/45.jpg)
OPERATIONS
BANK/ROW ACTIVATION
![Page 46: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/46.jpg)
tRCD and tRRD Definition
![Page 47: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/47.jpg)
Read COMMAND
![Page 48: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/48.jpg)
READ BURST-REQUIRED CAS LATENCIES
![Page 49: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/49.jpg)
CONSECUTIVE READ BURSTS
![Page 50: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/50.jpg)
NONCONSECUTIVE READ BURSTS
![Page 51: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/51.jpg)
RANDOM READ ACCESSES
![Page 52: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/52.jpg)
TERMINATING A READ BURST
![Page 53: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/53.jpg)
READ TO WRITE
![Page 54: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/54.jpg)
READ TO PRECHARGE
![Page 55: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/55.jpg)
WRITE COMMAND
![Page 56: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/56.jpg)
MAX&MIN DQSS
![Page 57: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/57.jpg)
Nom., Min., and Max tDQSS
![Page 58: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/58.jpg)
WRITE TO WRITE -- Max tDQSS
![Page 59: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/59.jpg)
WRITE TO WRITE -- Max tDQSS, NON CONSECUTIVE
![Page 60: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/60.jpg)
RANDOM WRITE CYCLES -- Max tDQSS
![Page 61: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/61.jpg)
WRITE TO READ -- Max tDQSS, NON--INTERRUPTING
![Page 62: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/62.jpg)
WRITE TO READ -- Max tDQSS, INTERRUPTING
![Page 63: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/63.jpg)
WRITE TO READ -- Max tDQSS, ODD NUMBER OF DATA,INTERRUPTING
![Page 64: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/64.jpg)
WRITE TO PRECHARGE -- Max tDQSS, NON--INTERRUPTING
![Page 65: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/65.jpg)
WRITE TO PRECHARGE -- Max tDQSS, INTERRUPTING
![Page 66: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/66.jpg)
WRITE TO PRECHARGE -- Max tDQSS,ODD NUMBER OF DATA,
INTERRUPTING
![Page 67: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/67.jpg)
PRECHARGE COMMAND
![Page 68: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/68.jpg)
POWER--DOWN
![Page 69: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/69.jpg)
BANK READ ACCESS
![Page 70: Double data rate (ddr)](https://reader035.vdocuments.mx/reader035/viewer/2022081508/5577cdb4d8b42ae0418b4b37/html5/thumbnails/70.jpg)
WRITE -- DM OPERATION