digital design using verilog
DESCRIPTION
jntuh syllabusTRANSCRIPT
-
7/21/2019 digital design using verilog
1/54canned by CamScanner
-
7/21/2019 digital design using verilog
2/54canned by CamScanner
$
$
f
i
6
w7
,
W
A
q
,
W
vmL;
wj A
n 3
w
b
F
'
V
4
6
,
Jr ;
)
h
s
[
G
k
A
A
e
Q
4
k
m e
3
s
k
B
j
>
e
,
j
c
n
r
k
>
[
+
a
n
i
o
j
e
4
g
w
l
e
9
o
h
M
'
l
I
o
u
S
'
,
.
'
:
U
y
-
t AL
$
N
B
cce
P
r
,
mi v
.
'
r
t
o
;
>
h
4
o
\
l
o
u
)
i
h
3
c
A
e
i
1
e
n
)
\Q1
o
n
k
e
j
'
q
'
J
Y
v
q
.
.
H
-
7/21/2019 digital design using verilog
3/54canned by CamScanner
Pt i
=
,
m
e
gw av e
A
n
A
q
o
\
c
W
m
; v
e
-
N
a
u s
w
V
as
V
'
>
,
'
I n'
-
7/21/2019 digital design using verilog
4/54canned by CamScanner
m 1
b
L
n
?
t
>
a
k
l a
k
v
q o
A
e
Y
-
Jp
s
&
4
r
u
5
a
U
&
y
_
J q k
.
.
-
R
b
3
i
+
1
w
o
l
p
l
b
n
a
g
.
Q
MOUl e
3
t
r
u
t
.
u
1
A
:
t
-
7/21/2019 digital design using verilog
5/54canned by CamScanner
:
.
1
1
c
o
m
m
A
n
\
o
m
m
e
R
;
,
D
\
/
/
m
a
b
'
O
i1p
U
L
I
T
;
r
e
,
J
J
t
i
Y
&br
a
k
c
e
9
0
n
&
\
n
9
P
,
C
j
a
)
vo&L/
,
-
7/21/2019 digital design using verilog
6/54canned by CamScanner
u
}
r
B
q
^
?
n
V
H
)
M
\
;
>
e
n
Bot
t
m
u
i
e
mt
ade
'
b
k
m
t
01ds. 4
s
o
l
e
s
3
,
u
p
7
\
A
\
o
l
o
n
M
o
A
'
T
;
Ce
n
&
n
&
h
o
l
e
O
V
X
o
v
C
X
h
v
.
y
L
W
-
A
D
f
m Q
i
l
p
m
l
j
o
n
t
l
F
-
7/21/2019 digital design using verilog
7/54canned by CamScanner
.
\
'
-
7/21/2019 digital design using verilog
8/54canned by CamScanner
:
'
1
W
u
p
T
L
r
I
.
d
m
n
qTLt
u
p
J
a
h
v
e
A
,
.
a
\
=
\
'
b
D
n
n
1
'
b
o
/
U
L
b
9
T
r
e n n p
m
/
W
Jg
A
.
-
v
C
\
\
}
n
l
;
a
t
2
'
4gY
m o
,
b
e
=
Q
r
1
+
o
i
l
s
\
t
=
t
b
=
)
,
-
7/21/2019 digital design using verilog
26/54canned by CamScanner
-
7/21/2019 digital design using verilog
27/54canned by CamScanner
t Ad
C
\
t
c
,
4
,
t , W
v l Mu\ e
4
9
$
l
K
0
a
V
b
q
A
.
B
,
1
6
9 1 K O
t
=
9
=
1
s
2
D
K j
-
7/21/2019 digital design using verilog
28/54canned by CamScanner
-
7/21/2019 digital design using verilog
29/54canned by CamScanner
moul e
k w
3
,
K
.
K
,
a
.
;
.
)
,
^
F
.
9
k
'
OULd
&
,
&
l Or e
.
O
,
\
J
,
,
b o
,
C
.
/
L
k
o
y
,
Y
L
&
r
d
h3
Y
,
a
,
V
b
a
y
)
,
n
s
(
y
b
,
bj v
h
s
:
9
.
K
b
a
v
,
9
\
K
,
9
\
k
)
,
n
G
9
C
,
9
L
K
,
V
)
,
h
l
9
6
,
,
&
g
mout
E
q
t
;
f
2
a
,
a
l
m
k
w
n
:
b
o
9
L
\
.
\
'
b
0
n
A
l uOOU
l
c
o
a
s
W
b
5
i
n
J
J
=
l
'
b
o
k
.
I
'
b
l
5
-
7/21/2019 digital design using verilog
30/54canned by CamScanner
-
7/21/2019 digital design using verilog
31/54canned by CamScanner
-
7/21/2019 digital design using verilog
32/54canned by CamScanner
-
7/21/2019 digital design using verilog
33/54canned by CamScanner
-
7/21/2019 digital design using verilog
34/54canned by CamScanner
-
7/21/2019 digital design using verilog
35/54canned by CamScanner
-
7/21/2019 digital design using verilog
36/54canned by CamScanner
I M
^
?
E
O
a
,
.
g
g
t
t
n
g
w
W
s
W
w
;
m
O
.
G
W
e
;
r
r
K
C
D
)
\
)
D
%
'
,
v
'
,
Jd
w
WP
4
\ \ o t \
uwnkAMq
mhw
M
&
-
7/21/2019 digital design using verilog
37/54canned by CamScanner
be\ oo
[
)
C
M \
i
w
\
u
-
7/21/2019 digital design using verilog
38/54canned by CamScanner
-
7/21/2019 digital design using verilog
39/54canned by CamScanner
-
7/21/2019 digital design using verilog
40/54canned by CamScanner
-
7/21/2019 digital design using verilog
41/54canned by CamScanner
-
7/21/2019 digital design using verilog
42/54canned by CamScanner
-
7/21/2019 digital design using verilog
43/54canned by CamScanner
-
7/21/2019 digital design using verilog
44/54canned by CamScanner
-
7/21/2019 digital design using verilog
45/54canned by CamScanner
-
7/21/2019 digital design using verilog
46/54canned by CamScanner
-
7/21/2019 digital design using verilog
47/54canned by CamScanner
-
7/21/2019 digital design using verilog
48/54canned by CamScanner
-
7/21/2019 digital design using verilog
49/54canned by CamScanner
-
7/21/2019 digital design using verilog
50/54canned by CamScanner
-
7/21/2019 digital design using verilog
51/54canned by CamScanner
-
7/21/2019 digital design using verilog
52/54canned by CamScanner
-
7/21/2019 digital design using verilog
53/54canned by CamScanner
-
7/21/2019 digital design using verilog
54/54