compal la-6501p - schematics. ...la-6501p 0.2 cover page custom tuesday, april 27, 2010 01 35...
TRANSCRIPT
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Cover Page
Custom
01 35Tuesday, April 27, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Cover Page
Custom
01 35Tuesday, April 27, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Cover Page
Custom
01 35Tuesday, April 27, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
Intel Pine Trail-M ( Pineview-M + Tiger point )
Kenting Schematics Document
2010-03-18
REV: 0.2
Compal Confidential
PIM10
BOM P/N :
PCB NO :
MODEL NAME :
@ : Nopop Component
LA-6501P (DA60000I100)
43190931L01
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Block Diagrams
Custom
02 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Block Diagrams
Custom
02 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Block Diagrams
Custom
02 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
SPI
RGB
USB
HDA
SATA
Compal Confidential
Model Name : PIM10
CRT Conn
LPC BUS
DMI X2 mode
page 21
page 5
1.5V/800MHz
page 21
Memory BUS(DDRIII)
17x17mm
page 4,5,6
Thermal Sensor
page 10,11,12,13
ENE KBC
KB926
PCI-Express
page 17
Head Phone
page 18
2.5" HDD
page 16page 17
Audio Codec
Int.KBD
Clock Generator
CK505page 8
page 22
Touch Padpage 22
SPI ROM
Atom Processor N455
22x22mm
NM10 Express chipset
WLAN
RJ45
10/100 Ethernet
page 19
MINI Card
page 14
DDRIII-DIMM X1
RTL8105EL
ALC272-GR
W83L771AWG
PCIE-Port 2 PCIE-Port 1
page 19
page 9
LCD Conn. LVDS
Daughter board
USB Port X1 Port 2
LS-6501P
USB
(R)
Port 0 USB Port X1
Port 3CMOS CAM
page 9
Through LVDS cable
Project Name : Kenting
Project Code : ANRPIM1000
page 23
page 23
page 23
AMP & Speaker
page 20
Card Reader
RTS5160
SD/MMC/MS
Port 7
page 7
USB Port 6
1.2VSpage 29
BATT CONN/OTP
page 26
page 32
page 27
CHARGER
DC IN
DC/DC Interface
3VALW/5VALW
1.5V/VCCP
1.8VS/0.9VS/
0.89VS
CPU CORE
Power ON/OFFpage 22 page 24
page 31
page 28
page 29
page 30
LED/B
LS-5733P
Through LED cable
PWR buttom board
LS-5732P
Through power buttom cable
-
A
A
B
B
C
C
D
D
E
E
1 1
2 2
3 3
4 4
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Notes List
Custom
03 35Tuesday, April 27, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Notes List
Custom
03 35Tuesday, April 27, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Notes List
Custom
03 35Tuesday, April 27, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
ON
SLP_S3#
S5 (Soft OFF)
S4 (Suspend to Disk)
S3 (Suspend to RAM)
LOW
ONON
ON
ON
ON
ON
ON
ON
HIGH
OFF
OFF
OFF
OFF
OFF
SLP_S4#
OFF
ON
ON
LOWLOW
LOW
OFF
OFF
SLP_S5#
HIGH
HIGH HIGH HIGH
HIGHHIGHHIGH
LOW
LOW LOW
+VALW
HIGH
+V +VS Clock
S1 (Power On Suspend)
Full ON
STATE
OFF
OFF
ON
ON
OFF
OFFOFFON
ON
+CPU_CORE
1.5V switched power rail
OFF
Voltage Rails
+0.89VS
+1.5VS
0.9V switched power rail for DDR terminator+0.75VS
OFFOFFON
Adapter power supply (19V)
1.5V power rail for DDR
B+
VIN
S5
+1.5V
S3S1
VCCP switched power rail
Core voltage for CPU
AC or battery power rail for power circuit.
OFFON
OFFON
DescriptionPower Plane
N/A N/A N/A
N/AN/AN/A
OFF
SIGNAL
Address
1001_100X b0001 011X b
EEPROM(24C16/02)
IDSEL #DEVICE REQ/GNT #
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.Address
PIRQ
EMC14021010 000X b
External PCI Devices
Device
EC SM Bus1 address
Smart Battery
Device
EC SM Bus2 address
No PCI Device
+VCCP
ON
OFF
OFF
+5VS
3.3V always on power rail
5V always on power rail
3.3V switched power rail
+RTCBATT RTC power
+3VALW
+3VS
+5VALW
ON ON*
5V switched power rail
+VS VS always on power rail ON ON*
ONON
ON
ON
OFFON
ON
ON ON*
OFF
ONCORE VOLTAGE FOR CPU VGA
ID
08.2K +/- 5%
R01 (SSI)
R10 (X build)
0V
0.168V
0.375V
0.634V
R02 (PT)
Rb Vab (Min)BRD ID0
1
2
3
BOARD ID Table(Page 21)
Ra
NC100K +/- 5% 1010 000XbDDR DIMMA
1101 001Xb
Tiger Point SM Bus address
Address
Clock Generator(SLG8SP556VTR)
Device
*
4
Vab (Type) Vab (Max)
5
6
7 MP
Reserved
Reserved
Reserved
VCC 3.3V +/-5%
100K +/- 5%
100K +/- 5%
100K +/- 5%
100K +/- 5%
100K +/- 5%
100K +/- 5%
18K +/- 5%
33K +/- 5%
56K +/- 5%
100K +/- 5%
200K +/- 5%
NC
0.958V
1.372V
1.851V
2.433V
0V
0.250V
0.503V
0.819V
1.185V
1.650V
2.200V
3.300V
0.155V
0.362V
0.621V
0.945V
1.359V
1.838V
2.420V
3.300V
100_1100X b
W83L771AWG
R03 (ST)
ON
OFF OFF+1.8VS 1.8V switched power rail
ZZZ
PCB
DA60000I100
ZZZ
PCB
DA60000I100
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_MA0
DDR_A_MA2
DDR_A_MA4
DDR_A_MA7DDR_A_MA8DDR_A_MA9DDR_A_MA10DDR_A_MA11DDR_A_MA12DDR_A_MA13
DDR_A_DQS0DDR_A_DQS#0DDR_A_DM0
DDR_A_D0DDR_A_D1DDR_A_D2DDR_A_D3DDR_A_D4DDR_A_D5DDR_A_D6DDR_A_D7
DDR_A_DQS1DDR_A_DQS#1DDR_A_DM1
DDR_A_DQS2DDR_A_DQS#2DDR_A_DM2
DDR_A_DQS3DDR_A_DQS#3DDR_A_DM3
DDR_A_DQS4DDR_A_DQS#4DDR_A_DM4
DDR_A_DQS5DDR_A_DQS#5DDR_A_DM5
DDR_A_DQS6DDR_A_DQS#6DDR_A_DM6
DDR_A_DQS7DDR_A_DQS#7DDR_A_DM7
DDR_A_D8DDR_A_D9DDR_A_D10DDR_A_D11DDR_A_D12DDR_A_D13DDR_A_D14DDR_A_D15
DDR_A_D16DDR_A_D17DDR_A_D18DDR_A_D19DDR_A_D20DDR_A_D21DDR_A_D22DDR_A_D23
DDR_A_D24DDR_A_D25DDR_A_D26DDR_A_D27DDR_A_D28DDR_A_D29DDR_A_D30DDR_A_D31
DDR_A_D32DDR_A_D33DDR_A_D34DDR_A_D35DDR_A_D36DDR_A_D37DDR_A_D38DDR_A_D39
DDR_A_D40DDR_A_D41DDR_A_D42DDR_A_D43DDR_A_D44DDR_A_D45DDR_A_D46DDR_A_D47
DDR_A_D48DDR_A_D49DDR_A_D50DDR_A_D51DDR_A_D52DDR_A_D53DDR_A_D54DDR_A_D55
DDR_A_D56DDR_A_D57DDR_A_D58DDR_A_D59DDR_A_D60DDR_A_D61DDR_A_D62DDR_A_D63
DDR_A_MA1
DDR_A_MA3
DDR_A_MA5DDR_A_MA6
XDP_PREQ#
XDP_TDI
XDP_TMS
XDP_TCK
XDP_TDO
XDP_TRST#
DDR_CKE1
DDR_A_CAS#
DDR_A_BS0
DDR_A_BS2
M_CLK_DDR#1
M_ODT1
DDR_A_WE#
M_CLK_DDR0
DDR_CS#1
M_CLK_DDR1
M_ODT0
DDR_A_RAS#
DDR_CS#0
DDR_CKE0
M_CLK_DDR#0
DDR_A_BS1
DDR_A_MA14
DMI_RX0_RDMI_RX#0_RDMI_RX1_RDMI_RX#1_R
DMI_RX0_R
DMI_RX#0_R
DMI_RX1_R
DMI_RX#1_R
XDP_TDIXDP_TMS
XDP_TDOXDP_PREQ#
XDP_TRST#XDP_TCK
CPU_ITPCPU_ITP#
XDP_TDI
XDP_BPM#2
XDP_BPM#0XDP_BPM#1
XDP_TMS
XDP_PREQ#
XDP_TRST#
XDP_BPM#3
XDP_PRDY#
PLTRST#
XDP_TCK
XDP_TDO
DRAMRST#_R DRAMRST#
PM_1.5V_PWRGD DRAM_PWROKDRAMRST#_R
DRAM_PWROK
CLK_CPU_EXP#CLK_CPU_EXP
DMI_RX#0
DMI_RX1
DMI_RX#1
DMI_RX0
DDR_A_WE#DDR_A_CAS#DDR_A_RAS#
M_CLK_DDR1M_CLK_DDR#1
DDR_CS#0DDR_CS#1
DDR_CKE0DDR_CKE1
M_ODT0M_ODT1
M_CLK_DDR0M_CLK_DDR#0
DDR_A_BS0DDR_A_BS1DDR_A_BS2
DMI_TX0 DMI_TX#0 DMI_TX1 DMI_TX#1
CPU_ITPCPU_ITP#
SLPIOVR#
XDP_TRST#
XDP_TDI
XDP_TCK
H_PWRGD
XDP_BPM#0XDP_BPM#1
XDP_BPM#2XDP_BPM#3
XDP_TMS
XDP_TDO
XDP_PREQ#XDP_PRDY#
PLTRST#
DRAMRST#
PM_1.5V_PWRGD PM_SLP_S4#
SYSON
DDR_A_MA[0..14]
DDR_A_DQS#[0..7]
DDR_A_D[0..63]
DDR_A_DQS[0..7]
DDR_A_DM[0..7]
+1.5V
+1.5V
+VCCP
+VCCP
+1.5V
+1.5V
+5VALW
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(1/3)-DMI,DDR
Custom
04 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(1/3)-DMI,DDR
Custom
04 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(1/3)-DMI,DDR
Custom
04 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
Close to CPU
XDP Reserve
BCLKP[0]
BCLKN[0]
HPL_CLKINP
HPL_CLKINN
EXP_CLKINP
EXP_CLKINN
REFCLKINP
REFCLKINN
REFSSCLKINP
REFSSCLKINN
Signal Name Description
Differential Core Clock In
Differential Host Clock In
Differential DMI Clock In
Differential PLL Clock In
Differential Spread Spectrum Clock In
Differential Clock Signal Table
Diff Clk CMOS
Diff Clk CMOS
Diff Clk CMOS
Diff Clk CMOS
TypeDirection
I
I
I
I
I
Diff Clk CMOS
NOTE
Place 0.1uF CAP close to CPU.
Close to U31.AB4
E
B
CQ84MMBT3904_NL_SOT23-3
E
B
CQ84MMBT3904_NL_SOT23-3
2
31
R88
10K_0402_5%
@R88
10K_0402_5%
@
12
R158 1K_0402_1%@R158 1K_0402_1%@
1 2
R1175 1K_0402_1%@R1175 1K_0402_1%@1 2
R117980.6_0402_1%
R117980.6_0402_1%
R1
36
0_
04
02
_5
%
@R
13
6
0_
04
02
_5
%
@12
E
B
C
Q83MMBT3904_NL_SOT23-3
E
B
C
Q83MMBT3904_NL_SOT23-3
2
31
R1173 1K_0402_1%@R1173 1K_0402_1%@ 1 2
DM
I
PINEVIEW_M
REV = 1.1
1 OF 6
U31A
PINEVIEW-M_FCBGA8559
DM
I
PINEVIEW_M
REV = 1.1
1 OF 6
U31A
PINEVIEW-M_FCBGA8559
RSVDM2
RSVDN2
EXP_ICOMPIL9
EXP_RBIASL8
RSVDN9
RSVDN10
EXP_TCLKINPR9
EXP_TCLKINNR10
RSVDM4
RSVDJ1
RSVDK2
DMI_RXN_1G3
DMI_RXP_1H4
DMI_RXN_0F2
DMI_RXP_0F3
RSVD_TPP11
RSVD_TPN11
EXP_RCOMPOL10
RSVDL2
RSVDK3
DMI_TXN_1J2
DMI_TXP_1H3
DMI_TXN_0G1
DMI_TXP_0G2
EXP_CLKINPN6
EXP_CLKINNN7
RSVDL3
R1180
1K_0402_1%
R1180
1K_0402_1%
12
R1172 49.9_0402_1%R1172 49.9_0402_1%
D5PS
OT
24
C_
SO
T2
3-3
@D5P
SO
T2
4C
_S
OT
23
-3
@
231
D8PS
OT
24
C_
SO
T2
3-3
@D8P
SO
T2
4C
_S
OT
23
-3
@
231
C909
0.1U_0402_10V7K
C909
0.1U_0402_10V7K
1 2
D7PS
OT
24
C_
SO
T2
3-3
@D7P
SO
T2
4C
_S
OT
23
-3
@
231
C256
0.01U_0402_25V7K~D
C256
0.01U_0402_25V7K~D
1
2
T6T6
R1
18
8
0_
04
02
_5
%
@R
11
88
0_
04
02
_5
%
@12
R1421K_0402_1%R1421K_0402_1%
12
R1183 51_0402_5%~DR1183 51_0402_5%~D
1 2
C7
8
1U
_0
60
3_
10
V4
Z
C7
8
1U
_0
60
3_
10
V4
Z
1
2
R1184 51_0402_5%~DR1184 51_0402_5%~D
1 2
R1187 51_0402_5%~DR1187 51_0402_5%~D
1 2
T2T2
R1177
1K_0402_1%
R1177
1K_0402_1%
12
R118180.6_0402_1%
R118180.6_0402_1%
R1174 1K_0402_1%@R1174 1K_0402_1%@ 1 2
R288
0_0402_5%
R288
0_0402_5%
1 2
C1
10
2
.1U
_0
40
2_
16
V7
K~
D
C1
10
2
.1U
_0
40
2_
16
V7
K~
D
1
2
C1
78
0.1
U_
06
03
_2
5V
7K
C1
78
0.1
U_
06
03
_2
5V
7K
1
2
R93
10K_0402_5%
R93
10K_0402_5%
12
R163 1K_0402_1%R163 1K_0402_1%
1 2
C908
0.1U_0402_10V7K
C908
0.1U_0402_10V7K
1 2
R2940_0603_5%R2940_0603_5%
12
T1T1
PINEVIEW_M
DDR_A
REV = 1.1
2 OF 6
U31B
PINEVIEW-M_FCBGA8559
PINEVIEW_M
DDR_A
REV = 1.1
2 OF 6
U31B
PINEVIEW-M_FCBGA8559
DDR_A_DQS_0AD3
DDR_A_DQS#_0AD2
DDR_A_DM_0AD4
DDR_A_DQ_0AC4
DDR_A_DQ_1AC1
DDR_A_DQ_2AF4
DDR_A_DQ_3AG2
DDR_A_DQ_4AB2
DDR_A_DQ_5AB3
DDR_A_DQ_6AE2
DDR_A_DQ_7AE3
DDR_A_DQS_1AB8
DDR_A_DQS#_1AD7
DDR_A_DM_1AA9
DDR_A_DQ_8AB6
DDR_A_DQ_9AB7
DDR_A_DQ_10AE5
DDR_A_DQ_11AG5
DDR_A_DQ_12AA5
DDR_A_DQ_13AB5
DDR_A_DQ_14AB9
DDR_A_DQ_15AD6
DDR_A_DQS_2AD8
DDR_A_DQS#_2AD10
DDR_A_DM_2AE8
DDR_A_DQ_16AG8
DDR_A_DQ_17AG7
DDR_A_DQ_18AF10
DDR_A_DQ_19AG11
DDR_A_DQ_20AF7
DDR_A_DQ_21AF8
DDR_A_DQ_22AD11
DDR_A_DQ_23AE10
DDR_A_DQS_3AK5
DDR_A_DQS#_3AK3
DDR_A_DM_3AJ3
DDR_A_DQ_24AH1
DDR_A_DQ_25AJ2
DDR_A_DQ_26AK6
DDR_A_DQ_27AJ7
DDR_A_DQ_28AF3
DDR_A_DQ_29AH2
DDR_A_DQ_30AL5
DDR_A_DQ_31AJ6
DDR_A_DQS_4AG22
DDR_A_DQS#_4AG21
DDR_A_DM_4AD19
DDR_A_DQ_32AE19
DDR_A_DQ_33AG19
DDR_A_DQ_34AF22
DDR_A_DQ_35AD22
DDR_A_DQ_36AG17
DDR_A_DQ_37AF19
DDR_A_DQ_38AE21
DDR_A_DQ_39AD21
DDR_A_DQS_5AE26
DDR_A_DQS#_5AG27
DDR_A_DM_5AJ27
DDR_A_DQ_40AE24
DDR_A_DQ_41AG25
DDR_A_DQ_42AD25
DDR_A_DQ_43AD24
DDR_A_DQ_44AC22
DDR_A_DQ_45AG24
DDR_A_DQ_46AD27
DDR_A_DQ_47AE27
DDR_A_DQS_6AE30
DDR_A_DQS#_6AF29
DDR_A_DM_6AF30
DDR_A_DQ_48AG31
DDR_A_DQ_49AG30
DDR_A_DQ_50AD30
DDR_A_DQ_51AD29
DDR_A_DQ_52AJ30
DDR_A_DQ_53AJ29
DDR_A_DQ_54AE29
DDR_A_DQ_55AD28
DDR_A_DQS_7AB27
DDR_A_DQS#_7AA27
DDR_A_DM_7AB26
DDR_A_DQ_56AA24
DDR_A_DQ_57AB25
DDR_A_DQ_58W24
DDR_A_DQ_59W22
DDR_A_DQ_60AB24
DDR_A_DQ_61AB23
DDR_A_DQ_62AA23
DDR_A_DQ_63W27
DDR_A_MA_0AH19
DDR_A_MA_1AJ18
DDR_A_MA_2AK18
DDR_A_MA_3AK16
DDR_A_MA_4AJ14
DDR_A_MA_5AH14
DDR_A_MA_6AK14
DDR_A_MA_7AJ12
DDR_A_MA_8AH13
DDR_A_MA_9AK12
DDR_A_MA_10AK20
DDR_A_MA_11AH12
DDR_A_MA_12AJ11
DDR_A_MA_13AJ24
DDR_A_MA_14AJ10
DDR_A_WE#AK22
DDR_A_CAS#AJ22
DDR_A_RAS#AK21
DDR_A_BS_0AJ20
DDR_A_BS_1AH20
DDR_A_BS_2AK11
DDR_A_CS#_0AH22
DDR_A_CS#_1AK25
DDR_A_CS#_2AJ21
DDR_A_CS#_3AJ25
DDR_A_CKE_0AH10
DDR_A_CKE_1AH9
DDR_A_CKE_2AK10
DDR_A_CKE_3AJ8
DDR_A_ODT_0AK24
DDR_A_ODT_1AH26
DDR_A_ODT_2AH24
DDR_A_ODT_3AK27
DDR_A_CK_0AG15
DDR_A_CK_0#AF15
DDR_A_CK_1AD13
DDR_A_CK_1#AC13
RSVDAD17
RSVDAC17
DDR_A_CK_3AC15
DDR_A_CK_3#AD15
DDR_A_CK_4AF13
DDR_A_CK_4#AG13
RSVDAB15
RSVDAB17
RSVDAB4
RSVDAK8
RSVD_TPAB11
RSVD_TPAB13
DDR_VREFAL28
DDR_RPDAK28
DDR_RPUAJ26
RSVDAK29
T44T44
T7T7
R1171 750_0402_1%R1171 750_0402_1%
R1182 51_0402_5%~DR1182 51_0402_5%~D
1 2
R1186 51_0402_5%~DR1186 51_0402_5%~D
1 2
R1185 51_0402_5%~DR1185 51_0402_5%~D
1 2
C907
0.1U_0402_10V7K
C907
0.1U_0402_10V7K
1 2
JP80
ACES_87151-24051
CONN@JP80
ACES_87151-24051
CONN@
11
22
33
44
55
66
77
88
99
1010
1111
1212
1313
1414
1515
1616
1717
1818
1919
2020
2121
2222
2323
2424
G125
G226
C906
0.1U_0402_10V7K
C906
0.1U_0402_10V7K
1 2
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
H_A20M#H_SMI#
H_FERR#
H_IGNNE#H_STPCLK#
H_PWRGD
H_DPRSTP#H_DPSLP#
H_EXTBGREF
H_GTLREF
H_INIT#
H_INTRH_NMI
H_PROCHOT#
H_PROCHOT#
H_THERMTRIP#
H_THERMDA
H_THERMDC
EC_SMB_DA2
GMCH_CRT_RGMCH_CRT_GGMCH_CRT_B
PM_EXTTS#0
PM_EXTTS#0
H_PWROK
CPU_VID0CPU_VID1CPU_VID2CPU_VID3CPU_VID4CPU_VID5CPU_VID6
CPU_BSEL1CPU_BSEL0
CPU_BSEL2
CPU_SSCDREFCLKCPU_SSCDREFCLK#
CLK_CPU_HPLCLK#CLK_CPU_HPLCLK
CLK_CPU_BCLK#CLK_CPU_BCLK
GMCH_ENBKL
GMCH_CRT_B
GMCH_CRT_G
GMCH_CRT_R
H_PWROK
CPU_DREFCLKCPU_DREFCLK#
PLTRST#
EC_SMB_CK2
H_THERMDAH_THERMDC
GMCH_ENBKL
XDP_TDI
XDP_TCKXDP_TMSXDP_TRST#
XDP_TDO
PM_EXTTS#1
H_GTLREFH_EXTBGREF
XDP_PREQ#XDP_PRDY#
H_A20M# H_SMI#
H_FERR#
H_IGNNE# H_STPCLK#
H_PWRGD
H_DPSLP# H_INIT#
H_INTR H_NMI
H_THERMTRIP#
EC_SMB_CK2
EC_SMB_DA2
GMCH_CRT_DATA GMCH_CRT_CLK
GMCH_CRT_HSYNC GMCH_CRT_VSYNC
GMCH_CRT_R GMCH_CRT_G GMCH_CRT_B
PM_EXTTS#0
PLTRST#
CPU_VID0 CPU_VID1 CPU_VID2 CPU_VID3 CPU_VID4 CPU_VID5 CPU_VID6
CPU_BSEL1 CPU_BSEL2
CPU_BSEL0
CPU_DREFCLK CPU_DREFCLK# CPU_SSCDREFCLK CPU_SSCDREFCLK#
CLK_CPU_HPLCLK# CLK_CPU_HPLCLK
VGATE
PCH_POK
H_DPRSTP#
EDID_DAT_LCD
GMCH_LVDDEN
GMCH_ENBKL
LVDSAC-LVDSAC+
EDID_CLK_LCD
LVDSA0-LVDSA0+LVDSA1-LVDSA1+LVDSA2-LVDSA2+
XDP_TDI
XDP_TCK
XDP_TRST#
XDP_BPM#0XDP_BPM#1XDP_BPM#2XDP_BPM#3
XDP_TMS
XDP_TDO
XDP_PRDY# XDP_PREQ#
CLK_CPU_BCLK CLK_CPU_BCLK#
PM_DPRSLPVR
+VCCP+VCCP
+VCCP
+3VS
+3VS
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(2/3)-HOST,CRT,LVDS
Custom
05 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(2/3)-HOST,CRT,LVDS
Custom
05 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(2/3)-HOST,CRT,LVDS
Custom
05 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
placed within 0.5"
of processor pin.
placed within 0.5"
of processor pin.
Close to Processor
pin
CPU THERMAL SENSOR
H_THERMDA, H_THERMDC routing together.
Trace width / Spacing = 10 / 10 mil
Address:1001_100
Close to Processor
pin
Place closed to chipset
T30T30
R12012K_0402_1%R12012K_0402_1%
R11971K_0402_1%R11971K_0402_1%
T22T22
T37T37
T40T40
T19T19
T26T26
T31T31
R11981K_0402_1%R11981K_0402_1%
T18T18
R1193
0_0402_5%
@R1193
0_0402_5%
@1 2
R12023.3K_0402_1%R12023.3K_0402_1%
T23T23
R1205
100K_0402_5%
R1205
100K_0402_5%
R1195
10K_0402_5%
R1195
10K_0402_5%
12
C914
0.1
U_0402_16V
4Z
~D
C914
0.1
U_0402_16V
4Z
~D 1
2
T36T36
T24T24
T21T21
T20T20
MIS
CV
GA
PINEVIEW_M
3 OF 6
REV = 1.1
U31C
PINEVIEW-M_FCBGA8559
MIS
CV
GA
PINEVIEW_M
3 OF 6
REV = 1.1
U31C
PINEVIEW-M_FCBGA8559
RSVD_TPR6
REFCLKINNY29
REFCLKINPY30
CRT_DDC_CLKL30
RSVD_TPAA7
RSVD_TPAA6
RSVD_TPR5
RSVDL11
XDP_RSVD_17C11
XDP_RSVD_16B12
XDP_RSVD_15B10
XDP_RSVD_14B11
XDP_RSVD_13D10
XDP_RSVD_12C10
XDP_RSVD_11B8
XDP_RSVD_10C8
XDP_RSVD_09D9
XDP_RSVD_08A9
XDP_RSVD_07B7
XDP_RSVD_06D8
XDP_RSVD_05C6
XDP_RSVD_04C7
XDP_RSVD_03C5
XDP_RSVD_02D6
XDP_RSVD_01A7
XDP_RSVD_00D12
HPL_CLKINPW9
HPL_CLKINNW8
RSTIN#AA3
PWROKL5
PM_EXTTS#_0J30
PM_EXTTS#_1/DPRSLPVRK29
REFSSCLKINPAA30
DAC_IREFP28
CRT_DDC_DATAL31
CRT_IRTNN30
CRT_BLUEP29
CRT_GREENP30
CRT_REDN31
CRT_VSYNCM29
CRT_HSYNCM30
REFSSCLKINNAA31
RSVD_TPT21
RSVD_TPW21
RSVD_TPAA21
RSVD_TPV21
R1204150_0402_1%R1204150_0402_1%
1 2
T32T32
C940
1U
_0603_10V
4Z
@
C940
1U
_0603_10V
4Z
@
1
2
R1203
150_0402_1%
R1203
150_0402_1%1 2
T17T17
C915
2200P_0402_50V7K
C915
2200P_0402_50V7K1 2
R12520_0402_5%
R12520_0402_5%
T8T8
T27T27
T29T29
T16T16
PINEVIEW_M
ICH
LV
DS
CP
U
REV = 1.1
4 OF 6
U31D
PINEVIEW-M_FCBGA8559
PINEVIEW_M
ICH
LV
DS
CP
U
REV = 1.1
4 OF 6
U31D
PINEVIEW-M_FCBGA8559
LA_DATAP_0R24
LA_DATAN_1N26
LA_DATAN_2R26
LIBGR22
LVREFHN22
LVREFLN23
LBKLT_CTLL26
LCTLA_CLKL23
LBKLT_ENL27
LVBGJ28
LCTLB_DATAK25
LDDC_CLKK23
LDDC_DATAK24
LVDD_ENH26
DPSLP#G10
DPRSTP#G6
VSSH27
THRMDA_2/RSVDC30
THRMDC_1E30
TRST#C16
TMSC14
TCKB14
TDOD13
TDID14
RSVDG5
BPM_2_3#/RSVDB21
BPM_2_2#/RSVDC20
BPM_1_3#F13
BPM_1_2#G13
BPM_1_1#E15
BPM_1_0#G11
LA_CLKNU25
RSVDD18
RSVDH13
RSVDL7
VID_6E29
VID_5F29
VID_3G30
VID_2H28
VID_1H29
BSEL_2K6
BSEL_1H5
BSEL_0K5
RSVDE17
RSVDL6
GTLREFA13
CPUPWRGOODW1
PROCHOT#C18
THERMTRIP#E13
IGNNE#E5
LINT1F11
LINT0F10
FERR#H6
STPCLK#F8
INIT#G8
A20M#H7
LA_DATAP_1N27
LA_DATAN_0R23
LA_CLKPU26
BPM_2_1#/RSVDB20
BPM_2_0#/RSVDB18
BCLKPJ10
BCLKNH10
PREQ#F15
PRDY#E11
SMI#E7
VID_4G29
RSVDD20
RSVD_TPD19
EXTBGREFK7
THRMDC_2/RSVDD31
THRMDA_1D30
RSVD_TPK9
VID_0H30
LA_DATAP_2R27
U33
W83L771AWG_TSSOP8
U33
W83L771AWG_TSSOP8
D-3
D+2
VDD1
ALERT#6
SCL8
T_CRIT_A#4
GND5
SDA7
R120610K_0402_5%
R120610K_0402_5%
12
T15T15
R1199976_0402_1%R1199976_0402_1%
T13T13
T35T35
R11902.37K_0402_1%R11902.37K_0402_1%
T25T25
R119668_0402_5%R119668_0402_5%
R1200150_0402_1%R1200150_0402_1%
1 2
T38T38
R1194
0_0402_5%
R1194
0_0402_5%
1 2
T28T28
T9T9
T33T33
T39T39
T14T14
T11T11
R1192
100K_0402_5%
R1192
100K_0402_5%
T34T34
T12T12
C939
1U
_0603_10V
4Z
@C
939
1U
_0603_10V
4Z
@
1
2
R1189 665_0402_1%R1189 665_0402_1%
T10T10
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
+VCC_CRT_DAC
+VCC_CRT_DAC
+VCC_DMI
+VCC_ALVD+VCC_DLVD
+RING_EAST
+RING_WEST
+RING_EAST+RING_WEST
+DMI_HMPLL+DMI_HMPLL
+VCC_ALVD
+VCC_DLVD
VCCSENSEVSSSENSE
VCCSENSE
VSSSENSE
+VCC_DMIVCCSENSE VSSSENSE
+CPU_CORE
+0.89VS
+0.89VS
+1.5V
+1.5V
+1.8VS
+1.8VS
+3VS
+VCCP
+CPU_CORE
+1.5VS
+VCCP
+VCCP
+VCCP
+VCCP
+CPU_CORE
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(3/3)-POWER,GND
Custom
06 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(3/3)-POWER,GND
Custom
06 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Pineview(3/3)-POWER,GND
Custom
06 35Monday, May 10, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
PLACE IN CAVITY
2 x 330uF(9mohm/2)
Close to Pin T1
Close Chipset pin
Close to U31.U10
Close to U71.D4
Close to U71.E2
GFX supply current: 1.38A
Sustained GFX supply current: 1.05A
DDR supply current: 2.27A
DDR analog supply current: 1.32A
Display PLL SFR and CRT DAC supply
current: 0.154A
GIO supply current:0.006A
DAC, GIO, LVDS, & LGIO, DPLL, HMPLL
supply current: 0.33A
Processor Core analog supply current: 0.08A
LVDS supply current: 0.06A
DMI analog supply current: 0.48A
SFR & DMIHMPLL supply current: 0.104A
Close to U31.AA19
C9
41
1U
_0
60
3_
10
V4
ZC
94
11
U_
06
03
_1
0V
4Z
1
2
C4
09
0.1
U_
04
02
_1
6V
4Z
~D
@C
40
90
.1U
_0
40
2_
16
V4
Z~
D
@
1
2
+
C923330U 2.5V Y
@+
C923330U 2.5V Y
@1
2
C3
79
1U
_0
40
2_
6.3
V6
K
C3
79
1U
_0
40
2_
6.3
V6
K
1
2
C9
48
1U
_0
40
2_
6.3
V6
K
C9
48
1U
_0
40
2_
6.3
V6
K
1
2
R1216
0.1UH_MLF1608DR10KT_10%~D
R1216
0.1UH_MLF1608DR10KT_10%~D
1 2
C9371U_0603_10V4Z
C9371U_0603_10V4Z
1
2
C9
33
22
U_
08
05
_6
.3V
6M
C9
33
22
U_
08
05
_6
.3V
6M
1
2
R1210
0_0805_5%
R1210
0_0805_5%1 2
C9
50
1U
_0
40
2_
6.3
V6
K
C9
50
1U
_0
40
2_
6.3
V6
K
1
2
C920
1U_0402_6.3V6K
C920
1U_0402_6.3V6K
1
2
R1213
MBK2012601_YZF
R1213
MBK2012601_YZF
1 2
R1208
0_0603_5%
R1208
0_0603_5%
1 2
C917
1U_0402_6.3V6K
C917
1U_0402_6.3V6K
1
2
C1
00
01
0U
_0
80
5_
10
V6
K~
DC
10
00
10
U_
08
05
_1
0V
6K
~D
1
2
C9
47
1U
_0
40
2_
6.3
V6
K
C9
47
1U
_0
40
2_
6.3
V6
K
1
2
R1218
100_0402_1%
R1218
100_0402_1%
1 2
T41T41
+ C918
330U 2.5V Y
+ C918
330U 2.5V Y
1
2
C9
54
1U
_0
40
2_
6.3
V6
K
C9
54
1U
_0
40
2_
6.3
V6
K
1
2
C926
1U_0603_10V4Z
C926
1U_0603_10V4Z
1
2
C922
1U_0402_6.3V6K
@C922
1U_0402_6.3V6K
@1
2
C9531U_0603_10V4ZC9531U_0603_10V4Z
1
2
C930
1U_0402_6.3V6K
C930
1U_0402_6.3V6K
1
2
R1219
100_0402_1%
R1219
100_0402_1%1 2
C9
52
1U
_0
40
2_
6.3
V6
K
C9
52
1U
_0
40
2_
6.3
V6
K
1
2
C9
95
0.1
U_
04
02
_1
0V
6K
C9
95
0.1
U_
04
02
_1
0V
6K
1
2
C931
1U_0402_6.3V6K
C931
1U_0402_6.3V6K
1
2
C916
1U_0402_6.3V6K
C916
1U_0402_6.3V6K
1
2
C919
1U_0402_6.3V6K
C919
1U_0402_6.3V6K
1
2
GN
D
PINEVIEW_M
6 OF 6
REV = 1.1
U31F
PINEVIEW-M_FCBGA8559
GN
D
PINEVIEW_M
6 OF 6
REV = 1.1
U31F
PINEVIEW-M_FCBGA8559
VSSF19
VSSF17
VSSE8
VSSE25
VSSE21
VSSE19
VSSE10
RSVD_NCTFE1
VSSD22
RSVD_NCTFC31
VSSC25
VSSC22
VSSC21
VSSC12
RSVD_NCTFC1
VSSB9
VSSB5
RSVD_NCTFB31
RSVD_NCTFB30
VSSB22
VSSB19
VSSB16
VSSB13
VSSAL9
RSVD_NCTFAL30
RSVD_NCTFAL3
RSVD_NCTFAL29
VSSAL23
RSVD_NCTFAL2
VSSAL19
VSSAL13
RSVD_NCTFAK31
RSVD_NCTFAK30
VSSAK23
RSVD_NCTFAK2
RSVD_NCTFAK1
RSVD_NCTFAJ31
VSSAJ16
RSVD_NCTFAJ1
VSSAH8
VSSAH6
VSSAH4
VSSAH28
VSSAH23
VSSAH18
VSSAG3
VSSAG10
VSSAF28
VSSAF24
VSSAF21
VSSAF17
VSSAF11
VSSAE31
VSSAE22
VSSAE17
VSSAE15
VSSAE13
VSSAE11
VSSAE1
VSSAD5
VSSAD26
VSSAC30
VSSAC28
VSSAC21
VSSAC2
VSSAC19
VSSAC11
VSSAC10
VSSAB30
VSSAB29
VSSAB28
VSSAB21
VSSAB19
VSSAA8
VSSAA29
VSSAA26
VSSAA25
VSSAA22
VSSAA2
VSSAA18
VSSAA16
VSSAA14
VSSAA13
RSVD_NCTFA4
RSVD_NCTFA30
RSVD_NCTFA3
RSVD_NCTFA29
VSSA19
VSSA16
VSSA11
VSST29
VSSY4
VSSY3
VSSY28
VSSW7
VSSW6
VSSW5
VSSW4
VSSW30
VSSW28
VSSW26
VSSW25
VSSW23
VSSW2
VSSW13
VSSV29
VSSV28
VSSV18
VSSV16
VSSV14
VSSU27
VSSU24
VSSU23
VSSU22
VSST11
VSSR8
VSSR7
VSSR25
VSSP4
VSSP3
VSSP21
VSSP19
VSSP18
VSSP16
VSSP14
VSSP13
VSSN8
VSSN5
VSSN4
VSSN28
VSSN25
VSSN24
VSSN18
VSSN13
VSSN1
VSSM3
VSSM28
VSSL29
VSSL25
VSSL24
VSSL22
VSSL18
VSSL13
VSSL1
VSSK8
VSSK4
VSSK30
VSSK28
VSSK27
VSSK26
VSSK19
VSSK13
VSSK11
VSSJ4
VSSJ15
VSSJ13
VSSJ11
VSSH8
VSSH25
VSSH21
VSSH2
VSSH15
VSSH11
VSSG31
VSSG27
VSSG22
VSSG17
VSSG15
VSSF4
VSSF28
VSSF24
C943
10U_0603_6.3V6M
C943
10U_0603_6.3V6M
C9351U_0603_10V4ZC9351U_0603_10V4Z
1
2
C9381U_0603_10V4Z
C9381U_0603_10V4Z
1
2
+
C9
27
33
0U
2.5
V Y
+
C9
27
33
0U
2.5
V Y 1
2
+
C921330U 2.5V Y
+
C921330U 2.5V Y
1
2
R1
21
2
0_
06
03
_5
%
R1
21
2
0_
06
03
_5
%
12
C3910.01U_0402_16V7KC3910.01U_0402_16V7K
1
2
C9
42
1U
_0
60
3_
10
V4
ZC
94
21
U_
06
03
_1
0V
4Z
1
2
C929
1U_0402_6.3V6K
C929
1U_0402_6.3V6K
1
2
C9321U_0603_10V4ZC9321U_0603_10V4Z
1
2
C269
22U_0805_6.3V6M
C269
22U_0805_6.3V6M
1
2
C4
01
0.1
U_
04
02
_1
6V
4Z
~D
@C
40
10
.1U
_0
40
2_
16
V4
Z~
D
@
1
2
R12170_0805_5%
R12170_0805_5%
1 2
DM
I
EX
P\C
RT
\PL
L
PO
WE
R
DD
R
CP
UL
VD
S
GF
X/M
CH
PINEVIEW_M
REV = 1.1
5 OF 6
U31E
PINEVIEW-M_FCBGA8559
DM
I
EX
P\C
RT
\PL
L
PO
WE
R
DD
R
CP
UL
VD
S
GF
X/M
CH
PINEVIEW_M
REV = 1.1
5 OF 6
U31E
PINEVIEW-M_FCBGA8559
VCCSFR_AB_DPLAC31
VCCA23
VCCA25
VCCA27
VCCB23
VCCB24
VCCB25
VCCB26
VCCB27
VCCC24
VCCC26
VCCD23
VCCD24
VCCD26
VCCD28
VCCE22
VCCE24
VCCE27
VCCF21
VCCF22
VCCF25
VCCG19
VCCG21
VCCG24
VCCH17
VCCH19
VCCH22
VCCH24
VCCJ17
VCCJ19
VCCJ21
VCCJ22
VCCK15
VCCK17
VCCK21
VCCL14
VCCL16
VCCL19
VCCL21
VCCN14
VCCN16
VCCN19
VCCN21
VCCSENSEC29
VSSSENSEB29
VCCAY2
VCCPD4
VCCPB4
VCCPB3
VCCALVDSV30
VCCDLVDSW31
VCCA_DMIT1
VCCA_DMIT2
VCCA_DMIT3
RSVDP2
VCCSFR_DMIHMPLLAA1
VCCPE2
VCCGFXT13
VCCGFXT14
VCCGFXT16
VCCGFXT18
VCCGFXT19
VCCGFXV13
VCCGFXV19
VCCGFXW14
VCCGFXW16
VCCGFXW18
VCCGFXW19
VCCSMAK13
VCCSMAL16
VCCSMAL21
VCCSMAL25
VCCCK_DDRAK7
VCCCK_DDRAL7
VCCA_DDRU10
VCCA_DDRU5
VCCA_DDRU6
VCCA_DDRU7
VCCA_DDRU8
VCCA_DDRU9
VCCA_DDRV2
VCCA_DDRV3
VCCA_DDRV4
VCCA_DDRW10
VCCA_DDRW11
VCCACK_DDRAA10
VCCACK_DDRAA11
VCCD_AB_DPLAA19
VCCACRTDACT30
VCC_GIOT31
VCCRING_EASTJ31
VCCRING_WESTB2
VCCRING_WESTC2
VCC_LGIA21
VCCRING_WESTC3
VCCSMAK19
VCCSMAK9
VCCSMAL11
VCCD_HMPLLV11
C9341U_0603_10V4Z
C9341U_0603_10V4Z
1
2
C273
22U_0805_6.3V6M
C273
22U_0805_6.3V6M
1
2
C271
22U_0805_6.3V6M
C271
22U_0805_6.3V6M
1
2
C9
49
1U
_0
40
2_
6.3
V6
K
C9
49
1U
_0
40
2_
6.3
V6
K
1
2
C924
22U_0805_6.3V6M
C924
22U_0805_6.3V6M
1
2
R1207
0_0603_5%
R1207
0_0603_5%
1 2
C272
22U_0805_6.3V6M
C272
22U_0805_6.3V6M
1
2
C925
4.7U_0603_6.3V6K~D
@C925
4.7U_0603_6.3V6K~D
@1
2
C9441U_0603_10V4ZC9441U_0603_10V4Z
1
2
C5622U_0805_6.3V6MC5622U_0805_6.3V6M
1
2
C9
51
1U
_0
40
2_
6.3
V6
K
C9
51
1U
_0
40
2_
6.3
V6
K
1
2
C928
1U_0402_6.3V6K
C928
1U_0402_6.3V6K
1
2
C9
46
2.2
U_
06
03
_1
0V
6K
C9
46
2.2
U_
06
03
_1
0V
6K
1
2
R12150_0603_5%
R12150_0603_5%
1 2
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
DDR_A_DQS#5
DDR_VREF_DQ
DRAMRST#
PM_EXTTS#0
CLK_SMBCLKCLK_SMBDATA
DDR_A_D26
DDR_A_DQS6
DDR_A_D25
DDR_A_D2
DDR_A_MA12
DDR_A_D35
DDR_A_D42
DDR_A_DQS4
DDR_CKE0
DDR_A_D59
DDR_A_MA3
DDR_CS#1
DDR_A_WE#
DDR_A_D57
DDR_A_D0
DDR_A_DM0
DDR_A_D51
DDR_A_D19
DDR_A_DQS2
DDR_A_DM5
DDR_A_D58
DDR_A_D33
DDR_A_MA8
DDR_A_D10
DDR_A_MA10
DDR_A_D3
DDR_A_D27
DDR_A_DQS#6
DDR_A_D1
DDR_A_D16
DDR_A_MA9
DDR_A_D40
DDR_A_DM3
DDR_A_DQS#4
DDR_A_D49
DDR_A_D9
DDR_A_BS2
DDR_A_MA1
DDR_A_DM7
DDR_A_BS0
DDR_A_CAS#
DDR_A_DQS#1
DDR_A_MA5
DDR_A_D24
DDR_A_D56
DDR_A_D18
DDR_A_D43
DDR_A_D34
DDR_A_D48
DDR_A_D11
DDR_A_DQS#2
M_CLK_DDR#0M_CLK_DDR0
DDR_A_D32
DDR_A_D50
DDR_A_MA13
DDR_A_DQS1
DDR_A_D8
DDR_A_D17
DDR_A_D41
DDR_A_D36
DDR_A_D63
DDR_A_D5
DDR_A_D22
DDR_A_D14
DDR_A_DQS#0
DDR_A_DM6
DDR_CKE1
DDR_A_D12
DDR_A_D31
DDR_A_D39
DDR_A_BS1
DDR_A_D6
DDR_A_DQS0
DDR_A_MA7
DDR_A_DM2
DDR_A_MA0
DDR_A_DQS7
DDR_A_D46
DDR_A_D28
DDR_A_DM1
DDR_A_D4
DDR_A_DM4
DDR_A_D44
DDR_A_RAS#
DDR_A_D30
DDR_A_DQS3
DDR_CS#0
DDR_A_MA6
DDR_A_D29
DDR_A_DQS#7
DDR_A_D54
DDR_A_D52
DDR_A_D45
DDR_A_DQS5
DDR_A_D7
DDR_A_D13
DDR_A_D20
DDR_A_D60
DDR_A_D37
M_ODT0
DDR_A_D55
DDR_A_D21
DDR_A_MA14
DDR_A_MA4
DDR_A_D62
DDR_A_D15
DDR_A_D23
M_ODT1
DDR_A_D53
DDR_A_D47
M_CLK_DDR#1M_CLK_DDR1
DDR_A_MA11
DDR_A_DQS#3
DDR_A_D38
DDR_A_D61
DDR_A_MA2
DDR_VREF_CA
M_CLK_DDR1
DRAMRST#
DDR_A_BS0
DDR_A_WE# DDR_CS#0 DDR_A_CAS#
DDR_CKE0
M_CLK_DDR#1
CLK_SMBDATA
M_CLK_DDR0M_CLK_DDR#0
DDR_A_BS1
M_ODT0
DDR_A_BS2
CLK_SMBCLK
M_ODT1
DDR_A_RAS#
DDR_A_DQS#[0..7]
DDR_A_DQS[0..7]
DDR_A_D[0..63]
DDR_A_DM[0..7]
DDR_A_MA[0..14]
DDR_CKE1
PM_EXTTS#0
DDR_CS#1
+DIMM_VREF_DQ
+DIMM_VREF_DQ
+1.5V
+1.5V
+0.75VS
+3VS
+1.5V +1.5V
+0.75VS
+DIMM_VREF_CA
+DIMM_VREF_CA
+1.5V
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P0.2
DDRIII-SODIMM A
Custom
07 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P0.2
DDRIII-SODIMM A
Custom
07 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P0.2
DDRIII-SODIMM A
Custom
07 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
Layout Note:
Place near JDIMM1.203 & JDIMM1.204
Layout Note:
Place near JDIMM1
4HDIMM_A(REV)
Layout Note:
Place near JDIMM1
Layout Note:
Place near JDIMM1
Layout Note:
Place near JDIMM1.1
Layout Note:
Place near JDIMM1.126
20mils
20milsC389
2.2
U_
06
03
_6
.3V
6K
~D
C3
89
2.2
U_
06
03
_6
.3V
6K
~D
1
2
JDIMM1
FOX_AS0A626-U4RN-7F
CONN@JDIMM1
FOX_AS0A626-U4RN-7F
CONN@
VREF_DQ1
VSS12
VSS23
DQ44
DQ05
DQ56
DQ17
VSS38
VSS49
DQS#010
DM011
DQS012
VSS513
VSS614
DQ215
DQ616
DQ317
DQ718
VSS719
VSS820
DQ821
DQ1222
DQ923
DQ1324
VSS925
VSS1026
DQS#127
DM128
DQS129
RESET#30
VSS1131
VSS1232
DQ1033
DQ1434
DQ1135
DQ1536
VSS1337
VSS1438
DQ1639
DQ2040
DQ1741
DQ2142
VSS1543
VSS1644
DQS#245
DM246
DQS247
VSS1748
VSS1849
DQ2250
DQ1851
DQ2352
DQ1953
VSS1954
VSS2055
DQ2856
DQ2457
DQ2958
DQ2559
VSS2160
VSS2261
DQS#362
DM363
DQS364
VSS2365
VSS2466
DQ2667
DQ3068
DQ2769
DQ3170
VSS2571
VSS2672
A12/BC#83
A1184
A985
A786
VDD587
VDD688
A889
A690
CKE073
CKE174
VDD175
VDD276
NC177
A1578
BA279
A1480
VDD381
VDD482
A591
A492
VDD793
VDD894
A395
A296
A197
A098
VDD999
VDD10100
CK0101
CK1102
CK0#103
CK1#104
VDD11105
VDD12106
A10/AP107
BA1108
BA0109
RAS#110
VDD13111
VDD14112
WE#113
S0#114
CAS#115
ODT0116
VDD15117
VDD16118
A13119
ODT1120
S1#121
NC2122
VDD17123
VDD18124
NCTEST125
VREF_CA126
VSS27127
VSS28128
DQ32129
DQ36130
DQ33131
DQ37132
VSS29133
VSS30134
DQS#4135
DM4136
DQS4137
VSS31138
VSS32139
DQ38140
DQ34141
DQ39142
DQ35143
VSS33144
VSS34145
DQ44146
DQ40147
DQ45148
DQ41149
VSS35150
VSS36151
DQS#5152
DM5153
DQS5154
VSS37155
VSS38156
DQ42157
DQ46158
DQ43159
DQ47160
VSS39161
VSS40162
DQ48163
DQ52164
DQ49165
DQ53166
VSS41167
VSS42168
DQS#6169
DM6170
DQS6171
VSS43172
VSS44173
DQ54174
DQ50175
DQ55176
DQ51177
VSS45178
VSS46179
DQ60180
DQ56181
DQ61182
DQ57183
VSS47184
VSS48185
DQS#7186
DM7187
DQS7188
VSS49189
VSS50190
DQ58191
DQ62192
DQ59193
DQ63194
VSS51195
VSS52196
SA0197
EVENT#198
VDDSPD199
SDA200
SA1201
SCL202
VTT1203
VTT2204
G1205
G2206
R337
1K_0402_1%
R337
1K_0402_1%
12
C1
13
1
.1U
_0
40
2_
16
V7
K~
D
C1
13
1
.1U
_0
40
2_
16
V7
K~
D1
2
C4
22
0.1
U_
06
03
_2
5V
7K
C4
22
0.1
U_
06
03
_2
5V
7K
1
2
C3
88
2.2
U_
06
03
_6
.3V
6K
~D
C3
88
2.2
U_
06
03
_6
.3V
6K
~D
1
2
C1
11
8
0.1
U_
04
02
_1
6V
4Z
C1
11
8
0.1
U_
04
02
_1
6V
4Z
1
2
C3
90
2.2
U_
06
03
_6
.3V
6K
~D
C3
90
2.2
U_
06
03
_6
.3V
6K
~D
1
2
C1
11
7
2.2
U_
06
03
_6
.3V
6K
~D
C1
11
7
2.2
U_
06
03
_6
.3V
6K
~D
1
2
C1
11
3
0.1
U_
04
02
_1
6V
4Z
C1
11
3
0.1
U_
04
02
_1
6V
4Z
1
2 R286
0_0402_5%
R286
0_0402_5%
1 2
C1
13
0
.1U
_0
40
2_
16
V7
K~
D
C1
13
0
.1U
_0
40
2_
16
V7
K~
D1
2
R284 0_0402_5%
R284 0_0402_5%
1 2
C1
12
0
0.1
U_
04
02
_1
6V
4Z
C1
12
0
0.1
U_
04
02
_1
6V
4Z
1
2
C1
11
4
0.1
U_
04
02
_1
6V
4Z
C1
11
4
0.1
U_
04
02
_1
6V
4Z
1
2
C1
11
6
0.1
U_
04
02
_1
6V
4Z
C1
11
6
0.1
U_
04
02
_1
6V
4Z
1
2
C1
11
2
0.1
U_
04
02
_1
6V
4Z
C1
11
2
0.1
U_
04
02
_1
6V
4Z
1
2
C3
82
2.2
U_
06
03
_6
.3V
6K
~D
C3
82
2.2
U_
06
03
_6
.3V
6K
~D
1
2
C1
11
5
0.1
U_
04
02
_1
6V
4Z
C1
11
5
0.1
U_
04
02
_1
6V
4Z
1
2
R338
1K_0402_1%
R338
1K_0402_1%
12
C1
12
1
0.1
U_
04
02
_1
6V
4Z
C1
12
1
0.1
U_
04
02
_1
6V
4Z
1
2
C3
84
2.2
U_
06
03
_6
.3V
6K
~D
C3
84
2.2
U_
06
03
_6
.3V
6K
~D
1
2
R347 10K_0402_5%R347 10K_0402_5%1 2
R287 0_0402_5%
R287 0_0402_5%
1 2
C1135
0.1U_0402_16V4Z
C1135
0.1U_0402_16V4Z
1
2
C1
12
2
0.1
U_
04
02
_1
6V
4Z
C1
12
2
0.1
U_
04
02
_1
6V
4Z
1
2
C1
12
4
2.2
U_
06
03
_6
.3V
6K
~D
C1
12
4
2.2
U_
06
03
_6
.3V
6K
~D
1
2
C1
11
9
0.1
U_
04
02
_1
6V
4Z
C1
11
9
0.1
U_
04
02
_1
6V
4Z
1
2
C1
12
5
0.1
U_
04
02
_1
6V
4Z
C1
12
5
0.1
U_
04
02
_1
6V
4Z
1
2
C4
21
0.1
U_
06
03
_2
5V
7K
C4
21
0.1
U_
06
03
_2
5V
7K
1
2
+ C9
69
33
0U
2.5
V Y
+ C9
69
33
0U
2.5
V Y
1
2
C3
86
2.2
U_
06
03
_6
.3V
6K
~D
C3
86
2.2
U_
06
03
_6
.3V
6K
~D
1
2
C1136
0.1U_0402_16V4Z
C1136
0.1U_0402_16V4Z
1
2
R336
1K_0402_1%
R336
1K_0402_1%
12
C1
13
4
0.1
U_
04
02
_1
6V
4Z
C1
13
4
0.1
U_
04
02
_1
6V
4Z
1
2
R339
1K_0402_1%
R339
1K_0402_1%
12
R3
49
10
K_
04
02
_5
%R
34
91
0K
_0
40
2_
5%
12
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
FSB
CLK_XTAL_IN
CLK_XTAL_OUT
ITP_EN
H_STP_CPU#
CLK_SMBDATA
CLK_SMBCLK
CLK_SMBDATA
CLK_SMBCLK
CLK_CPU_BCLK
CLK_CPU_BCLK#
CLK_CPU_HPLCLK
CLK_CPU_HPLCLK#
CPU_SSCDREFCLK
CPU_SSCDREFCLK#
CLK_XTAL_OUT
CLK_XTAL_IN
PCI2_TME
ITP_EN PCI4_SEL PCI2_TME
WLAN_CLKREQ#
WLAN_CLKREQ#
CLKREQ_LAN#
PCI4_SEL
H_STP_PCI#_R
FSA
CLKREQ_LAN#
CLK_PCIE_WWAN
CLK_PCIE_WWAN#
CLK_EN
CLK_EN
FSA
FSB
FSC
WWAN_REQ#11
WWAN_REQ#11
FSC
CLK_CPU_EXP
CLK_CPU_EXP#
CLK_PCIE_WLAN#
CLK_PCIE_WLAN
CLK_PCIE_SATA
CLK_PCIE_SATA#
CPU_ITP#
CPU_ITP
CLK_PCIE_LAN
CLK_PCIE_LAN#
CLK_PCIE_ICH#
CLK_PCIE_ICH
CPU_DREFCLK
CPU_DREFCLK#
H_STP_PCI#_R
H_STP_CPU#
VGATE
H_STP_CPU#
ICH_SMBDATA
ICH_SMBCLK
CLK_SMBDATA
CLK_SMBCLK
CLK_CPU_BCLK#
CLK_CPU_BCLK
CLK_CPU_HPLCLK
CLK_CPU_HPLCLK#
CPU_SSCDREFCLK
CPU_SSCDREFCLK#
WLAN_CLKREQ#
CLKREQ_LAN#
CLK_PCI_LPC
CLK_ICH_14M
CLK_PCI_ICH
CLK_PCIE_WWAN
CLK_PCIE_WWAN#
CLK_ENABLE#
CPU_BSEL0
CPU_BSEL1
CPU_BSEL2
CLK_ICH_48M
WWAN_REQ#11
CLK_CPU_EXP#
CLK_CPU_EXP
CLK_PCIE_WLAN#
CLK_PCIE_WLAN
CLK_PCIE_SATA#
CLK_PCIE_SATA
CPU_ITP#
CPU_ITP
CLK_PCIE_LAN
CLK_PCIE_LAN#
CLK_PCIE_ICH
CLK_PCIE_ICH#
CPU_DREFCLK
CPU_DREFCLK#
H_STP_PCI#
+1.05VM_CK505
+3VM_CK505
+3VS
+3VS
+3VS+3VS +3VS
+3VS
+3VS
+VCCP
+1.05VM_CK505
+VCCP
+VCCP
+VCCP
+1.5VM_CK505
+1.5VS
+3VM_CK505
+3VS
+1.5VM_CK505
+1.05VM_CK505
+1.5VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.2
Clock Generator CK505
08 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
LA-6501P
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.2
Clock Generator CK505
08 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
LA-6501P
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIALAND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&DDEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINSMAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.2
Clock Generator CK505
08 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
LA-6501P
REQ_3#
DEVICEPORT
REQ PORT LIST
REQ_4#
REQ_6#
REQ_7#
REQ_9#
REQ_10#
REQ_11#
REQ_A#
For ITP_EN, 0 =SRC8/SRC8#; 1 = ITP/ITP#
For PCI4_SEL, 0 = Pin24/25 : DOT96 / DOT96#
Pin28/29 : LCDCLK / LCDCLK#
1 = Pin24/25 : SRC_0 / SRC_0#
Pin28/29 : 27M/27M_SSPCIE_WLAN
PCIE_LAN
Routing the trace at least 10mil
SA000020H10 (ICS : ICS9LPRS387AKLFT)
For PCI2_TME:0=Overclocking of CPU and SRC allowed
(ICS only) 1=Overclocking of CPU and SRC NOT allowed
Schematic Note:
33 ohm series-resistor need add for singal end clock.
1000
CLKSEL1
0
PCIMHz
266
SRCMHz
CPUMHzCLKSEL2
33.30
FSACLKSEL0
FSC FSB REFMHz
DOT_96MHz
USBMHz
14.318 96.0 48.0
0 1000 133 33.31 14.318 96.0 48.0
0 1001 200 33.30 14.318 96.0 48.0
0 1001 166 33.31 14.318 96.0 48.0
1 1000 333 33.30 14.318 96.0 48.0
1 1000 100 33.31 14.318 96.0 48.0
1 1001 400 33.30 14.318 96.0 48.0
1 1 1 Reserved
*
SRC PORT LIST
SRC10
SRC11
PCIE_TigerPoint
SRC6
SRC4
DMI
SRC0
DEVICE
SRC3
CPU_VGA
SRC2
SRC7
SRC9
SRC8
PCIE_LAN
PCIE_WLAN
PORT
PCIE_SATA
CPU_XDP
+3VS,+1.5VS
ICS,Silego +3VS
Realtek(L.P.)
De-pop R102,C182,C156,
C936,R118;pop R94,R116
Co-Layout circuitSA00003H720 (Realtek : RTM890N-397-VB-GRT)
Co-Layout circuit
ICS(L.P.)
+3VS,+1.5VS
De-pop R94,R116;pop
R102,C182,C156,C936,R118
De-pop R94,R118;pop
R102,C182,C156,C936,R116
R1335 33_0402_5%R1335 33_0402_5%1 2
C156
10U
_0805_10V
6K
~D
C156
10U
_0805_10V
6K
~D
1
2
Q10A
2N7002DW-T/R7_SOT363-6
Q10A
2N7002DW-T/R7_SOT363-6
6 1
2
R1382.2K_0402_5%
R1382.2K_0402_5%
12
Y6
14.318MHZ_16PF_7A14300083~D
Y6
14.318MHZ_16PF_7A14300083~D
12
R129
10K_0402_5%
R129
10K_0402_5%
12
R12110K_0402_5%
R12110K_0402_5%12
R110
10K_0402_5%
@ R110
10K_0402_5%
@
12
R131 0_0805_5%R131 0_0805_5%1 2
C936
47P
_0402_50V
8J
C936
47P
_0402_50V
8J
1
2
R141
1K_0402_1%
@ R141
1K_0402_1%
@
12
R140
470_0402_5%~D
R140
470_0402_5%~D
12
R119
10K_0402_5%
@ R119
10K_0402_5%
@
12
R1470_0402_5%R1470_0402_5%
1 2
C151
10U
_0805_10V
6K
~D
C151
10U
_0805_10V
6K
~D
1
2
C152
0.1U_0402_16V4Z~D
C152
0.1U_0402_16V4Z~D
1
2
C1012
10P
_0402_50V
8J~
D
@
C1012
10P
_0402_50V
8J~
D
@
1
2
R82
0_0402_5%
@ R82
0_0402_5%
@
12
R109
10K_0402_5%
R109
10K_0402_5%
12
C200
0.1U_0402_16V4Z~D
C200
0.1U_0402_16V4Z~D
1
2
R117
10K_0402_5%
R117
10K_0402_5%
12
R12410K_0402_5%
R12410K_0402_5%12
R910_0402_5%R910_0402_5%
1 2
R11110K_0402_5%
R11110K_0402_5%12
C189
0.1U_0402_16V4Z~D
C189
0.1U_0402_16V4Z~D
1
2
R118 0_0402_5%R118 0_0402_5%
1 2
C162 22P_0402_50V8JC162 22P_0402_50V8J
C8325P_0402_50V8C C8325P_0402_50V8C12
R435
10K_0402_5%
R435
10K_0402_5%
12
R116 0_0402_5%@ R116 0_0402_5%@
1 2
C153
0.1U_0402_16V4Z~D
C153
0.1U_0402_16V4Z~D
1
2
R101
33_0402_5%
R101
33_0402_5%1 2
C199
0.1
U_0402_16V
4Z
~D
C199
0.1
U_0402_16V
4Z
~D
1
2
C169 22P_0402_50V8JC169 22P_0402_50V8J
Q32
DTC124EK_SC59
Q32
DTC124EK_SC59
2
13
R13910K_0402_5%
R13910K_0402_5%12
R112
2.2K_0402_5%
R112
2.2K_0402_5%
C155
0.1
U_0402_16V
4Z
~D
C155
0.1
U_0402_16V
4Z
~D
1
2
U11
SLG8SP556VTR_QFN72_10X10
U11
SLG8SP556VTR_QFN72_10X10
CKPWRGD/PD#1
FS_B/TEST_MODE2
VSS_REF3
XTAL_OUT4
XTAL_IN5
VDD_REF6
REF_0/FS_C/TEST_7
REF_18
SDA9
SCL10
NC11
VDD_PCI12
PCI_113
PCI_214
PCI_315
PCI_4/SEL_LCDCL16
PCIF_5/ITP_EN17
VSS_PCI18
VDD_4819
USB_0/FS_A20
USB_1/CLKREQ_A#21
VSS_4822
VDD_IO23
SRC_0/DOT_9624
SRC_0#/DOT_96#25
VSS_IO26
VDD_PLL327
LCDCLK/27M28
LCDCLK#/27M_SS29
VSS_PLL330
VDD_PLL3_IO31
SRC_232
SRC_2#33
VSS_SRC34
SRC_335
SRC_3#36
VDD_CPU72
CPU_071
CPU_0#70
VSS_CPU69
CPU_168
CPU_1#67
VDD_CPU_IO66
CLKREQ_7#65
SRC_8/CPU_ITP64
SRC_8#/CPU_ITP#63
VDD_SRC_IO62
SRC_761
SRC_7#60
VSS_SRC59
CLKREQ_6#58
SRC_657
SRC_6#56
VDD_SRC55
PCI_STOP#54
CPU_STOP#53
VDD_SRC_IO52
SRC_10#51
SRC_1050
SLKREQ_10#49
SRC_1148
SRC_11#47
CLKREQ_11#46
SRC_9#45
SRC_944
CLKREQ_9#43
VSS_SRC42
CLKREQ_4#41
SRC_4#40
SRC_439
VDD_SRC_IO38
CLKREQ_3#37
VSS73
R1334 33_0402_5%R1334 33_0402_5%
1 2
C198
0.1U_0402_16V4Z~D
C198
0.1U_0402_16V4Z~D
1
2
R861K_0402_1%R861K_0402_1%
12
Q10B
2N7002DW-T/R7_SOT363-6
Q10B
2N7002DW-T/R7_SOT363-6
3
5
4
C181
0.1
U_0402_16V
4Z
~D
C181
0.1
U_0402_16V
4Z
~D
1
2
R97
470_0402_5%~D
@ R97
470_0402_5%~D
@
12
R132
10K_0402_5%
@ R132
10K_0402_5%
@
12
C392 10P_0402_50V8J~DC392 10P_0402_50V8J~D1 2
R10010K_0402_5%
R10010K_0402_5%
12
C154
0.1
U_0402_16V
4Z
~D
C154
0.1
U_0402_16V
4Z
~D
1
2
C175
0.1
U_0402_16V
4Z
~D
C175
0.1
U_0402_16V
4Z
~D
1
2
R78 0_0805_5%R78 0_0805_5%1 2
C1013
10P
_0402_50V
8J~
D
@
C1013
10P
_0402_50V
8J~
D
@
1
2
R8410K_0402_5%
R8410K_0402_5%12
R98
0_0402_5%
@ R98
0_0402_5%
@
12
R13733_0402_5%R13733_0402_5%
1 2
R108
2.2K_0402_5%
R108
2.2K_0402_5%
C163
10U_0805_10V6K~D
C163
10U_0805_10V6K~D
1
2
R1500_0402_5%
@R1500_0402_5%
@1 2
R13270_0402_5% @ R13270_0402_5% @1 2
R94 0_0805_5%@ R94 0_0805_5%@
1 2
C197
0.1
U_0402_16V
4Z
~D
C197
0.1
U_0402_16V
4Z
~D
1
2
R950_0402_5%R950_0402_5%
1 2
C182
0.1
U_0402_16V
4Z
~D
C182
0.1
U_0402_16V
4Z
~D
1
2
R81
470_0402_5%~D
R81
470_0402_5%~D
12
C167
0.1U_0402_16V4Z~D
C167
0.1U_0402_16V4Z~D
1
2
C94547P_0402_50V8J
@C94547P_0402_50V8J
@1
2
R102 0_0805_5%R102 0_0805_5%
1 2
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
LVDC-
USBN3
USBP3
PWR_SRC_ON
BKOFF#
BKOFF#
LVDC+
LCD_TST
LVDSAC-
LVDSAC+
USB20_P3
USB20_N3
EDID_CLK_LCD EDID_DAT_LCD
LVDSA1+ LVDSA1-
LVDSAC+ LVDSAC-
INVT_PWM
GMCH_LVDDEN
BKOFF#
MIC_CLKMIC_DATA
LVDSA2-LVDSA2+
LVDSA0-LVDSA0+
LCD_TST
INVPWR_B+ +3VS_LCD +VMIC
+3VS
+LCDVDD
+LCDVDD +5VALW
+CAM_VDD+3VS+LCDVDD +LCDVDD_R +3VS +3VS_LCD +3VS +VMIC
+3VS
INVPWR_B+B+
+CAM_VDD
+3VS
+LCDVDD_R
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.2
LVDS/INVERTER
09 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
LA-6501P
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.2
LVDS/INVERTER
09 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
LA-6501P
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
0.2
LVDS/INVERTER
09 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
LA-6501P
W=60mils
LCD POWER CIRCUIT
W=60mils
LCD/PANEL BD. Conn.
W=20mils
40mil40mil
C230
100P_0402_50V8J
@
C230
100P_0402_50V8J
@1
2
C393
0.1U_0603_25V7K
C393
0.1U_0603_25V7K
1
2
Q29B
2N7002DW-T/R7_SOT363-6
Q29B
2N7002DW-T/R7_SOT363-6
3
5
4
C85
68P_0402_50V8J~D
C85
68P_0402_50V8J~D
1
2
R70470_0805_5%
R70470_0805_5%
12
C3964.7U_0805_10V4Z~D
@C3964.7U_0805_10V4Z~D
@
C829
1000P_0402_50V7K~D
@C829
1000P_0402_50V7K~D
@1
2
C3940.1U_0402_16V4Z~D
C3940.1U_0402_16V4Z~D
1
2
C600100P_0402_50V8J
C600100P_0402_50V8J
1
2
L22
FBMA-L11-201209-221LMA30T_0805
L22
FBMA-L11-201209-221LMA30T_0805
1 2
R1027 0_0402_5%R1027 0_0402_5%1 2
L64
WCM2012F2S-900T04_0805@
L64
WCM2012F2S-900T04_0805@
11
22
33
44
S
G
D
Q80SI3457BDV-T1-E3_TSOP6~D
@
S
G
D
Q80SI3457BDV-T1-E3_TSOP6~D
@
3
6
24 5
1
R73
100K_0402_5%
R73
100K_0402_5%1 2
C3950.1U_0402_16V4Z~D
C3950.1U_0402_16V4Z~D
1
2
R1026 0_0402_5%R1026 0_0402_5%12
R44
0_0402_5%
R44
0_0402_5%
1 2
C2
32
10
0P
_0
40
2_
50
V8
J
@C
23
2
10
0P
_0
40
2_
50
V8
J
@
1
2
L18
FBMA-L11-201209-221LMA30T_0805
L18
FBMA-L11-201209-221LMA30T_0805
12
JP24
ACES_87242-4001-09
CONN@
JP24
ACES_87242-4001-09
CONN@
11
22
33
44
55
66
77
88
99
1010
1111
1212
1313
1414
1717
1818
1919
2121
2222
2323
2424
2525
2626
2727
2828
2929
3030
3131
3232
3333
3434
3535
3636
3737
3838
3939
4040
GMD41
GND42
1515
2020
1616
C450.1U_0402_16V4Z~D
C450.1U_0402_16V4Z~D
1
2
R604.7K_0402_5%
R604.7K_0402_5%
12
L25FBMA-L10-160808 301LMT_0603
L25FBMA-L10-160808 301LMT_0603
1 2
R631M_0402_5%R631M_0402_5%
12
C830
0.1U_0603_50V4Z~D
@C830
0.1U_0603_50V4Z~D
@1
2
C2
33
10
0P
_0
40
2_
50
V8
J
@C
23
3
10
0P
_0
40
2_
50
V8
J
@
1
2
R69
2.2K_0402_5%
R69
2.2K_0402_5%
12
G
D
S Q3
AO3413_SOT23
G
D
S Q3
AO3413_SOT232
13
C398
4.7U_0805_10V4Z~D
C398
4.7U_0805_10V4Z~D
C3970.1U_0402_16V4Z~D
C3970.1U_0402_16V4Z~D
1
2
R46
0_0402_5%
R46
0_0402_5%
1 2
L21
FBMA-L11-201209-221LMA30T_0805
L21
FBMA-L11-201209-221LMA30T_0805
1 2
C6470.1U_0402_16V4Z~D
C6470.1U_0402_16V4Z~D
1
2
R1158
100K_0402_5%
@R1158
100K_0402_5%
@
12
C231
100P_0402_50V8J
C231
100P_0402_50V8J
1
2
L37
FBMA-L11-201209-221LMA30T_0805
L37
FBMA-L11-201209-221LMA30T_0805
1 2
R35
0_0603_5%
R35
0_0603_5%
1 2
C229
100P_0402_50V8J
@
C229
100P_0402_50V8J
@ 1
2
G
D S
Q81
RHU002N06_SOT323-3~D
@
G
D S
Q81
RHU002N06_SOT323-3~D
@
2
1 3
C3990.1U_0402_16V4Z~D
C3990.1U_0402_16V4Z~D
1
2
R1159 100K_0402_5%@R1159 100K_0402_5%@1 2
Q29A
2N7002DW-T/R7_SOT363-6
Q29A
2N7002DW-T/R7_SOT363-6
61
2
R72
100K_0402_5%
R72
100K_0402_5%
12
R65
2.2K_0402_5%
R65
2.2K_0402_5%
12
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
PCI_PIRQA#
PCI_IRDY#
PCI_PIRQB#PCI_PIRQC#PCI_PIRQD#
PCI_TRDY#
CLK_PCI_ICH
PCI_PIRQE#
PCI_STOP#
PCI_PIRQF#
PCI_PERR#
PCI_PIRQG#
CLK_PCI_ICH
PCI_REQ1#
PCI_PIRQH#
PCI_REQ2#
PCI_PLOCK#
PCI_DEVSEL#
PCI_SERR#
PCI_FRAME#
CLK_PCI_ICH
PCI_RST#
+3VS
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Tigerpoint(1/4)-PCI
10 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Tigerpoint(1/4)-PCI
10 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Tigerpoint(1/4)-PCI
10 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.
For EMI, close to TigerPoint
R12448.2K_0402_5% R12448.2K_0402_5%
R1154
100K_0402_5%
@R1154
100K_0402_5%
@
12
R12418.2K_0402_5% R12418.2K_0402_5%
R12388.2K_0402_5% R12388.2K_0402_5%
R12208.2K_0402_5% R12208.2K_0402_5%
R12378.2K_0402_5% R12378.2K_0402_5%
R123110K_0402_5% R123110K_0402_5%
R1322
0_0402_5%
@R1322
0_0402_5%
@
1 2
R12228.2K_0402_5% R12228.2K_0402_5%
R12218.2K_0402_5% R12218.2K_0402_5%
R123310K_0402_5%
@
R123310K_0402_5%
@
R12428.2K_0402_5% R12428.2K_0402_5%
R12238.2K_0402_5% R12238.2K_0402_5%
R123010K_0402_5% R123010K_0402_5%
C95522P_0402_50V8J@C95522P_0402_50V8J@
1
2
R12368.2K_0402_5% R12368.2K_0402_5%
R12408.2K_0402_5% R12408.2K_0402_5%R12398.2K_0402_5% R12398.2K_0402_5%
R12258.2K_0402_5% R12258.2K_0402_5%
R12278.2K_0402_5% R12278.2K_0402_5%
R12298.2K_0402_5% R12298.2K_0402_5%
R12268.2K_0402_5% R12268.2K_0402_5%
R12458.2K_0402_5% R12458.2K_0402_5%
R123410K_0402_5%@
R123410K_0402_5%@
R12248.2K_0402_5% R12248.2K_0402_5%
R12358.2K_0402_5% R12358.2K_0402_5%
R124310K_0402_5%
@
R124310K_0402_5%
@
R123233_0402_5%@R123233_0402_5%@
12
R12288.2K_0402_5% R12288.2K_0402_5% PCI
TGP
1
U34A
TIGERPOINT_ES1_BGA360
PCI
TGP
1
U34A
TIGERPOINT_ES1_BGA360
PIRQH#/GPIO5F8
PIRQG#/GPIO4H8
PIRQF#/GPIO3D6
PIRQE#/GPIO2E8
PIRQD#H10
PIRQC#B3
PIRQB#D7
PIRQA#B2
GPIO1C9
GPIO22C15
RSVD02M13
REQ2#A20
REQ1#G16
RSVD01K9
GPIO17/STRAP2#A2
GPIO48/STRAP1#G14
STRAP0#D11
GNT2#E16
GNT1#A18
FRAME#A16
PERR#D10
TRDY#A10
PLOCK#A8
STOP#F14
SERR#B11
PME#C22
IRDY#B7
PCIRST#A23
PCICLKJ12
DEVSEL#B15
PARA5
C/BE3#L16
C/BE2#C13
C/BE1#M15
C/BE0#H16
AD31B1
AD30C1
AD29C7
AD28D9
AD27C8
AD26H12
AD25G12
AD24A6
AD23B5
AD22A3
AD21B8
AD20L12
AD19B13
AD18B9
AD17E12
AD16C11
AD15E10
AD14J14
AD13L14
AD12H14
AD11E14
AD10A13
AD9D15
AD8D16
AD7B19
AD6B18
AD5C19
AD4B17
AD3C18
AD2C17
AD1D18
AD0B22
-
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
SERIRQ
H_INIT#H_INTRH_FERR#H_NMIKB_RST#SERIRQH_SMI#
SATA_ITX_C_DRX_N0_R
H_STPCLK#
SATA_LED#SATARBIAS
SATA_ITX_C_DRX_P0_R
GATEA20
SATA_LED#
H_A20M#
GATEA20
H_IGNNE#
H_STPCLK#
H_FERR#
H_IGNNE#
H_A20M#
H_NMI
H_INIT#
H_SMI#
H_INTR
H_FERR#
H_INIT#
H_FERR#
CLK_PCIE_SATA CLK_PCIE_SATA#
GATEA20
SATA_IRX_DTX_P0
SATA_ITX_C_DRX_N0
SATA_IRX_DTX_N0
H_IGNNE#
SATA_ITX_C_DRX_P0
H_NMI
H_STPCLK#
H_INTR
KB_RST#
H_THERMTRIP#
SERIRQ
H_A20M#
H_SMI#
SATA_LED#
+3VS
+3VS
+VCCP
+VCCP
Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Tigerpoint(2/4)-HOST,SATA
Custom
11 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D
DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS
MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.
Issued Date Deciphered Date
LA-6501P 0.2
Tigerpoint(2/4)-HOST,SATA
Custom
11 35Friday, May 07, 2010
2010/03/18 2011/03/18
Compal Electronics, Inc.Title
Size Document Number Rev
Date: Sheet of
Security Classification Compal Secret Data
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL
AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D