bus serialization for reducing power consumption
DESCRIPTION
Bus Serialization for Reducing Power Consumption. Naoya Hatta † , Niko Demus Barli †† ,Chitaka Iwama † , Luong Dinh Hung † ,Daisuke Tashiro † , Shuichi Sakai † , Hidehiko Tanaka ††† † University of Tokyo †† Texas Instruments Japan ††† Institute of Information Security. Introduction. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/1.jpg)
1
Bus Serialization for Reducing Power Consumption
Naoya Hatta†, Niko Demus Barli††,Chitaka Iwama†, Luong Dinh Hung†,Daisuke Tashiro†,Shuichi Sakai†, Hidehiko Tanaka†††
† University of Tokyo†† Texas Instruments Japan
††† Institute of Information Security
![Page 2: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/2.jpg)
2
Introduction
• Wiring power consumption is an important issue on VLSI design
• SoC and Chip Multiprocessor require buses with long wires
• Bus serialization for reducing bus power consumption
![Page 3: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/3.jpg)
3
Outline
• Proposition– Objective– Bus Serialization– Layout Optimization
• Evaluations
• Conclusion
• Future Works
![Page 4: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/4.jpg)
4
Proposition
![Page 5: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/5.jpg)
5
Objective
T = M fT: ThroughputM: The number of wiresf: Bus frequency
P: Powera: ActivityC: Bus capacitanceV: Voltage swing
Throughput must not decrease
We want to reduce Power
P = a T C V2
![Page 6: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/6.jpg)
6
Bus Serialization
Low power and
high frequency
Reduce bus capacitance - by decreasing the number of wires
Latch LatchWire
Conventional Bus
Serializer Deserializer
Wire
Serialized Bus
![Page 7: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/7.jpg)
7
Layout Changes
• The number of wires (M) decreases
• Wire resistance (R) decreases
• Wire capacitance (C) decreases
PitchPitch
Without increasing area
![Page 8: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/8.jpg)
8
Parameters Change
T = M f
• M decreases Require higher f - for remaining T
• R, C decrease
f 1 / R C∝f increases
P = a T C V2
• C decreasesPower decreases
Objective
Meet the requirement ?
![Page 9: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/9.jpg)
9
0
20
40
60
80
100
120
140
Wire Width
Rat
io to
Con
vent
iona
l Bus
[%]
CRT
Layout Optimization
T > 100 %
Minimum C(=Minimum P)
Best width
![Page 10: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/10.jpg)
10
Why power decreases?
C C / 2
f 2 f
P = f C V2
Power doesn’t decrease?
C C / 2
f 2 f
P = M f C V2
Power decreases!
M M / 2
![Page 11: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/11.jpg)
11
Evaluation
![Page 12: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/12.jpg)
12
Condition
• Bus Specification– Bus width: 64bit– The number of wires (conventional): 64– The number of wires (serialized): 32
• Wire Configurations (width, height, etc…)– From International Technology Roadmap for
Semiconductor 2002• Bit pattern
– Address bus and data bus between L1 cache and L2 cache• L1 cache (data/inst) :16KB, 2way, 64byte block
– SPECint95 benchmark• Compare to conventional (fully parallel) bus
![Page 13: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/13.jpg)
13
Bus Capacitance
0
20
40
60
80
100
120
45 65 70 80 90 100 115 130
Technology [nm]
Bus
Cap
acit
ance
Rat
io t
oC
onve
ntio
nal B
us [
%]
The effect of serialization increasesas gate length shrinks
![Page 14: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/14.jpg)
14
Bus Power Consumption
0
50
100
150
200
250
300
45 65 70 80 90 100 115 130
Technology [nm]
Bus P
ower
Rat
io to
Con
vent
iona
l Bus
[%]
AddressData
Power decreases by 34%
![Page 15: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/15.jpg)
15
Why Power Increases?
• The number of transitions increases by serialization
• When the same bit pattern is transferred every cycle, extra transition occurs.
• In address bus, this situation frequently appears.
1
0
0
0
1
0
0
1
1
0
0
1
0
0
1
0
Conventional Bus
Serialized BusPower is consumedExtra Transition
![Page 16: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/16.jpg)
16
Differential Data Transfer (DDT)
• Transfer the difference between present data and previous data
0010011010
0010011011
0010011100
0010011010
0000000001
0000000111
Normal DDT
0010011010
0010011011
0010011100
Bit Pattern
Extra Transition doesn’t occurExtra Transition occurs
![Page 17: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/17.jpg)
17
Bus Power Consumption (DDT)
0
20
40
60
80
100
120
140
160
45 65 70 80 90 100 115 130
Technology [nm]
Bus
Pow
er R
atio
to
Con
vent
iona
l Bus
[%
]
AddressData
Power decreases by 27%
![Page 18: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/18.jpg)
18
Comparison
0
50
100
150
200
250
45 65 70 80
Technology [nm]
Bus
Pow
er R
atio
[%
]
Address Address (DDT)Data Data (DDT)
• DDT is useful in Address.
• In Data, not useful
• In 45 nm technology, power decreases by about 30%
![Page 19: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/19.jpg)
19
Power of Peripheral Circuits
0
0.2
0.4
0.6
0.8
1
1.2
1.4
1.6
1.8
Wire Conventional Bus(Peripherals)
Serialized Bus(Peripherals)
Cur
rent
Per
One
Tra
nsit
ion
[pA
]
180nm processWire length: 5mm
The additional power of peripheral circuits is
2% of the power consumed by wire
![Page 20: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/20.jpg)
20
Conclusion
• Normal serialized bus is proper to data bus
• Serialized bus with DDT is proper to address bus
• Bus serialization technique decreases power consumption by 30% of conventional in 45nm process
• As gate length shrinks, Bus serialization becomes more effective
![Page 21: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/21.jpg)
21
Future Works
• Apply to Chip Multiprocessor– Between L1 cache and L2 cache
• Additional costs of DDT– Additional circuits and delay
![Page 22: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/22.jpg)
22
Capacitance Model
CLdown
CC CC
T
W
S
H
CLup
Layer 3
Layer 1
Layer 2 Metal line
Dielectric layer
![Page 23: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/23.jpg)
23
Power increasing by DDT
10001000
10101010
10101010
![Page 24: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/24.jpg)
24
Bus Power Model
DriverCL (Load Capacitance)
DriverCL (Load Capacitance)
CC (Coupling Capacitance)
Wire 1
Wire 2
![Page 25: Bus Serialization for Reducing Power Consumption](https://reader033.vdocuments.mx/reader033/viewer/2022051316/56815892550346895dc5f245/html5/thumbnails/25.jpg)
25
Additional Delay
• Conventional bus: 0.17ns
• Serialized bus: 0.15ns