summit welcome & risc-v foundation overview
Post on 14-Nov-2021
5 Views
Preview:
TRANSCRIPT
Rick O’Connor
Executive Director
RISC-V Foundation
rickoco@riscv.org
SUMMIT WELCOME &
RISC-V FOUNDATION
OVERVIEW
https://tmt.knect365.com/risc-v-summit @risc_v
https://tmt.knect365.com/risc-v-summit @risc_v
HEADLINE SPONSOR
EMERALD SPONSOR RUBY SPONSOR
DIAMOND SPONSORS
GOLD SPONSOR
SILVER SPONSORS
HAPPY HOUR SPONSOR
https://tmt.knect365.com/risc-v-summit @risc_v
EXHIBITORS
TABLE TOP SPONSORS
STARTUP SPONSORS
MEDIA PARTNERS
DOWNLOAD THE OFFICIAL EVENT APP
Search For Knect365 in the App Store and download. After opening the app, search for RISC-V Summit. Mobile App login and password can be found in an email that was sent to you from RISC-V Summit with the subject line RISC-V Summit Event App.
Presentations Available at RISC-V.org Post
Event!
GET SOCIAL
risc-v-foundation
@risc_v
WIFI Network
Password: RISCVSUMMIT
Network Name: RISCVSUMMIT
riscv.org
#riscv
Summit Attendance / Ecosystem Growth
4 Dec 2018 RISC-V Foundation Summit 6
0
200
400
600
800
1000
1200
Monterey Berkeley RedwoodCity
Boston MountainView
Milpitas SantaClara
Past Workshop Attendees North America
over 1000 registered attendees
~ 2X the attendance of the Milpitas Workshop last year
~ 250 abstracts submitted
59 sessions including keynotes, tutorials and 3 tracks
29 exhibitors
RISC-V Summit By the Numbers
2015 2016 2018 2017
So what’s all the fuss about?
Its just an ISA right?
How did we get here?
4 Dec 2018 RISC-V Foundation Summit 8
RISC-V Background
In 2010, after many years and many projects using MIPS, SPARC, and x86 as basis of research, the Computer Science team at UC Berkeley to look at what ISAs to use for their next set of projects
Obvious choices: x86 and ARM - x86 impossible – too complex, IP issues - ARM mostly impossible – complex, IP issues
So UC Berkeley started “3-month project” during the summer of 2010 to develop their own clean-slate ISA
4 Dec 2018 RISC-V Foundation Summit 9
RISC-V Background (cont’d)
Four years later, in May of 2014, UC Berkeley released frozen base user spec
- many tapeouts and several research publications along the way The name RISC-V (pronounced risk-five), was chosen to
represent the fifth major RISC ISA design effort at UC Berkeley
- RISC-I, RISC-II, SOAR, and SPUR were the first four projects with the original RISC-I publications dating back to 1981
In August 2015, articles of incorporation were filed to create a non-profit RISC-V Foundation to govern the ISA
4 Dec 2018 RISC-V Foundation Summit 10
Most CPU chips are SoCs with many ISAs
Applications processor Graphics processors Image processors Radio DSPs Audio DSPs Security processors Power-management processor ….
Apps processor ISA too large for base accelerator ISA IP bought from different places, each proprietary ISA Home-grown ISA cores Over a dozen ISAs on some SoCs – each with unique software stack
4 Dec 2018 RISC-V Foundation Summit 11
NVIDIA Tegra SoC
Why so Many ISAs?
4 Dec 2018 RISC-V Foundation Summit 12
Do we need all these different ISAs?
Must they be proprietary?
What if there was one free and open ISA everyone could use for everything?
What’s Different about RISC-V?
Simple - Far smaller than other commercial ISAs
Clean-slate design - Clear separation between user and privileged ISA - Avoids µarchitecture or technology-dependent features
A modular ISA - Small standard base ISA - Multiple standard extensions
Designed for extensibility/specialization - Variable-length instruction encoding - Vast opcode space available for instruction-set extensions
Stable - Base and standard extensions are frozen - Additions via optional extensions, not new versions
4 Dec 2018 RISC-V Foundation Summit 13
RISC-V Foundation Overview
4 Dec 2018 RISC-V Foundation Summit 14
RISC-V Foundation Overview
Incorporated August, 2015 as a 501c6 non-profit Foundation Membership Agreement & Bylaws ratified December 2016 The RISC-V ISA and related standards shall remain open and
license-free to all parties - RISC-V ISA specifications shall always be publicly available as an online
download The compliance test suites shall always be publicly available as
a source code download To protect the standard, only members (with commercial
RISC-V products) of the Foundation in good standing can use “RISC-V” and associated trademarks, and only for devices that pass the tests in the open-source compliance suites maintained by the Foundation
4 Dec 2018 RISC-V Foundation Summit 15
RISC-V Foundation Organization
The Board of Directors consists of seven+ members, whose replacements are elected by the membership
The Board can amend the By-Laws of the RISC-V foundation via a two-thirds affirmative vote
The Board appoints chairs of ad-hoc committees to address issues concerning RISC-V, and has the final vote of approval of the recommendation of the ad-hoc committees.
- Technical Committee Chair – Yunsup Lee, SiFive - Security Standing Committer Chair - Helena Handschuh, Rambus - Marketing Committee Chair – Ted Marena, Western Digital
All members of committees must be members of the RISC-V Foundation
4 Dec 2018 RISC-V Foundation Summit 16
RISC-V Foundation Board of Directors
Krste Asanovic, Chairman - Professor in the EECS Department at UC Berkeley
David Patterson, Vice-Chairman - Google Architect, Retired Professor Computer Science UC Berkeley
Zvonimir Bandić - Senior Director of Next Generation Platform Technologies at Western
Digital Corporation Charlie Hauck
- CEO of Bluespec Inc. Rob Oshana
- Director Global SW Development at NXP Frans Sijstermans
- Vice President Engineering at NVIDIA Ted Speers
- Technical Fellow, Head of Product Architecture for Microchip / Microsemi
4 Dec 2018 RISC-V Foundation Summit 17
Foundation: 200+ Members
0
20
40
60
80
100
120
140
160
180
200
220
Q32015
Q42015
Q12016
Q22016
Q32016
Q42016
Q12017
Q22017
Q32017
Q42017
Q12018
Q22018
Q32018
Q42018
RISC-V Foundation Growth History September 2015 to December 2018
Platinum Gold Silver Auditor Individual
4 Dec 2018 RISC-V Foundation Summit 19
RISC-V Members in 27 Countries Around the World!
Representing ~52% of the global population!!
RISC-V Global Growth
4 Dec 2018 RISC-V Foundation Summit 20
RISC-V Global Event Series (2018-2019)
2018 - RISC-V Workshop Barcelona (May) - RISC-V Day in Shanghai (June 30) - RISC-V Workshop in IIT Madras Chennai (July 18-19) - RISC-V Day in Tokyo (Oct. 18) - RISC-V Summit, Santa Clara (December 3 - 6)
2019 - RISC-V Workshop in Hsinchu, Taiwan (March) - Embedded World 2019 in Nürnberg, Germany (Feb) - RISC-V Workshop in Zurich (June) - And more...
4 Dec 2018 RISC-V Foundation Summit 21
Summary
The free and open RISC-V ISA is enabling a new innovation frontier for all computing devices
Strong Industry Support - ~200+ members; Broad commercial and academic interest
RISC-V Twitter http://twitter.com/risc_v @risc_v RISC-V LinkedIn Page
- http://www.linkedin.com/company/risc-v-foundation
RISC-V mail lists / groups - https://riscv.org/mailing-lists/
4 Dec 2018 RISC-V Foundation Summit 22
THANK YOU
https://tmt.knect365.com/risc-v-summit @risc_v
top related