chapter 4 計算機算數

Post on 20-Jan-2016

78 Views

Category:

Documents

0 Downloads

Preview:

Click to see full reader

DESCRIPTION

Chapter 4 計算機算數. Outline. Problem: Designing MIPS ALU. Functional Specification. A Bit-slice ALU. A 1-bit ALU. A 4-bit ALU. How about Subtraction?. Revised Diagram. Overflow. Overflow Detection. Overflow Detection Logic. Zero Detection Logic. Putting It Altogether (I). - PowerPoint PPT Presentation

TRANSCRIPT

11998 Morgan Kaufmann Publishers

Chapter 4計算機算數

21998 Morgan Kaufmann Publishers

Outline

31998 Morgan Kaufmann Publishers

Problem: Designing MIPS ALU

41998 Morgan Kaufmann Publishers

Functional Specification

51998 Morgan Kaufmann Publishers

A Bit-slice ALU

61998 Morgan Kaufmann Publishers

A 1-bit ALU

71998 Morgan Kaufmann Publishers

A 4-bit ALU

81998 Morgan Kaufmann Publishers

How about Subtraction?

91998 Morgan Kaufmann Publishers

Revised Diagram

101998 Morgan Kaufmann Publishers

Overflow

111998 Morgan Kaufmann Publishers

Overflow Detection

121998 Morgan Kaufmann Publishers

Overflow Detection Logic

131998 Morgan Kaufmann Publishers

Zero Detection Logic

141998 Morgan Kaufmann Publishers

Putting It Altogether (I)

151998 Morgan Kaufmann Publishers

Putting It Altogether (II)

161998 Morgan Kaufmann Publishers

171998 Morgan Kaufmann Publishers

Problems with Ripple Carry Adder

181998 Morgan Kaufmann Publishers

Carry Lookahead: Theory (I)

191998 Morgan Kaufmann Publishers

Carry Lookahead: Theory (II)

201998 Morgan Kaufmann Publishers

Cascaded Carry Lookahead

211998 Morgan Kaufmann Publishers

221998 Morgan Kaufmann Publishers

Carry-select Adder

231998 Morgan Kaufmann Publishers

Add XOR to ALU

241998 Morgan Kaufmann Publishers

Shifters

251998 Morgan Kaufmann Publishers

Combinational Shifter

What comes in the MSBs? how many levels for 32-bitshifter? what if we use 4-1 Muxes ?

261998 Morgan Kaufmann Publishers

Outline

271998 Morgan Kaufmann Publishers

Multiplication in MIPS

281998 Morgan Kaufmann Publishers

Division in MIPS

291998 Morgan Kaufmann Publishers

MIPS Multiply/Divide Summary

301998 Morgan Kaufmann Publishers

Unsigned Multiply

311998 Morgan Kaufmann Publishers

Unisigned Multiplier (Ver. 1)

321998 Morgan Kaufmann Publishers

331998 Morgan Kaufmann Publishers

Observations: Multiply Ver. 1

341998 Morgan Kaufmann Publishers

Unisigned Multiplier (Ver. 2)

351998 Morgan Kaufmann Publishers

361998 Morgan Kaufmann Publishers

Unisigned Multiplier (Ver. 3)

371998 Morgan Kaufmann Publishers

381998 Morgan Kaufmann Publishers

Observations: Multiply Ver. 3

391998 Morgan Kaufmann Publishers

Booth’s Algorithm: Motivation

401998 Morgan Kaufmann Publishers

Booth’s Algorithm: Rationale

411998 Morgan Kaufmann Publishers

Booth’s Algorithm

421998 Morgan Kaufmann Publishers

Booths Example (2 x 7)

431998 Morgan Kaufmann Publishers

Booths Example (2 x -3)

441998 Morgan Kaufmann Publishers

Combinational Multiplier

451998 Morgan Kaufmann Publishers

How Does It Work?

461998 Morgan Kaufmann Publishers

Outline

471998 Morgan Kaufmann Publishers

Divide: Paper & Pencil

481998 Morgan Kaufmann Publishers

Divide Hardware (Version 1)

491998 Morgan Kaufmann Publishers

501998 Morgan Kaufmann Publishers

Observations: Divide Version 1

511998 Morgan Kaufmann Publishers

Divide Hardware (Version 2)

521998 Morgan Kaufmann Publishers

531998 Morgan Kaufmann Publishers

Observations: Divide Version 2

541998 Morgan Kaufmann Publishers

Divide Hardware (Version 3)

551998 Morgan Kaufmann Publishers

561998 Morgan Kaufmann Publishers

Observations: Divide Version 3

571998 Morgan Kaufmann Publishers

Outline

581998 Morgan Kaufmann Publishers

Floating-Point: Motivation

591998 Morgan Kaufmann Publishers

Scientific Notation: Binary

601998 Morgan Kaufmann Publishers

FP Representation

611998 Morgan Kaufmann Publishers

Double Precision Representation

621998 Morgan Kaufmann Publishers

IEEE 754 Standard (1/4)

631998 Morgan Kaufmann Publishers

IEEE 754 Standard (2/4)

641998 Morgan Kaufmann Publishers

IEEE 754 Standard (3/4)

651998 Morgan Kaufmann Publishers

IEEE 754 Standard (4/4)

661998 Morgan Kaufmann Publishers

Example: FP to Decimal

671998 Morgan Kaufmann Publishers

Continuing Example: Binary to ???

681998 Morgan Kaufmann Publishers

Big Idea: Type Not Associated withData

691998 Morgan Kaufmann Publishers

Example: Decimal to FP

701998 Morgan Kaufmann Publishers

Representation for 0

711998 Morgan Kaufmann Publishers

Special Numbers

721998 Morgan Kaufmann Publishers

Representation for +/- Infinity

731998 Morgan Kaufmann Publishers

Representation for Not a Number

741998 Morgan Kaufmann Publishers

Special Numbers (cont’d)

751998 Morgan Kaufmann Publishers

Floating-Point Addition

761998 Morgan Kaufmann Publishers

771998 Morgan Kaufmann Publishers

Floating-Point Multiplication

(4) set the sign of product

781998 Morgan Kaufmann Publishers

MIPS Floating Point

791998 Morgan Kaufmann Publishers

MIPS Floating Point Instructions

• Organized as a coprocessor

– Separate registers $f0-$f31– Separate operations

– Separate data transfer (to same memory)

• Basic operations– add.s - single add.d - double– sub.s - single sub.d - double– mul.s - single mul.d - double– div.s - single div.d - double

801998 Morgan Kaufmann Publishers

MIPS Floating Point Instructions (cont’d)

• Data transfer– lwc1, swcl (l.s, s.s) - load/store float

to fp reg– l.d, s.d - load/store double to fp reg pair

• Testing / branching– c.lt.s, c.lt.d, c.eq.s, c.eq.d, …

compare and set condition bit if true– bclt - branch if condition true– bclf - branch if condition false

811998 Morgan Kaufmann Publishers

Rounding

821998 Morgan Kaufmann Publishers

Round to Even

831998 Morgan Kaufmann Publishers

Floating Point Fallacy

841998 Morgan Kaufmann Publishers

Summary

top related