basal metabolic rate calculator

Post on 12-Sep-2021

4 Views

Category:

Documents

0 Downloads

Preview:

Click to see full reader

TRANSCRIPT

Basal Metabolic Rate CalculatorECE261 Full-Custom VLSI Design Project

Instructor: James Morizio

Peng Li, Brandon Noia, Daniel Klein and Arpan Roy

12/13/2008

Project Abstract

This project creates in hardware a Basal

Metabolic Rate (BMR) calculator for use

in portable fitness devices, such as a

digital watch. In the case of the watch,

the watch can determine and display,

every second, how many calories/hour a

person is burning based on age, weight,

and heart rate.

Basic Predictive Equation for BMR

Calculator

For male subject :

BMR = -790+3 x age + 9 x Heart Rate + 3 x Weight (in calories/hour)

For female subject :

BMR = -290+ age + 6 x Heart Rate – 2 x Weight ( in calories/hour)

Source:

Prediction of energy expenditure from heart rate monitoring

during submaximal exercise" by L. R. KEYTEL, J. H. GOEDECKE, T. D.

NOAKES, H. HIILOSKORPI, R. LAUKKANEN, L. VAN DER MERWE, & E. V. LAMBERT

BMR Calculator Block Diagram (Male)

Multiplier

Age Weight

Heart

RateConstant Constant Constant

MultiplierMultiplier

Adder

Adder

Adder

Gender

Constant

Output (BMR)

Implementation

There are 2 main components to the BMR Calculator:

1) The multiplier –The multiplier takes an 8-bit input (age, weight, etc.) and multiplies it with its corresponding number (4-bit) to produce a 12-bit product. The multiplier adds together partial products in clocked stages, with flip-flops holding the result of each stage.

2) Adder –This 12-bit adder contains 12 full-adder flip-flops.

2:1 MUX

2:1 MUX (Layout)

D Flip-flop

D Flip-Flop (Layout)

AND Flip-Flop

Schematic

Layout

OR Flip-Flop

Schematic

Layout

12-bit Inverter

Schematic

Layout

Basic Adder

Schematic

Basic Adder (Layout)

Half Adder

Schematic

Layout

Full Adder

Schematic

Full Adder (Layout)Part 1

Part 2

12-bit Adder

Schematic

12-bit Adder (Layout)

Part 1

Part 2

8-bit by 4-bit Multiplier

Schematic

8-bit by 4-bit Multiplier (Layout)

Part 1

8-bit by 4-bit Multiplier (Layout)

Part 2

BMR Calculator

Schematic

BMR Calculator (Layout)

Summary

Area: 1.6mm x 4.3mm

Total number of transistors: 4896

Rounding error: < 10%

DRC and LVS clean, simulated and cleared by

ModelSim

top related