[123doc.vn] huong dan thiet ke so su dung ngon ngu verilog hdl tren fpga bai 1 docx
Post on 02-Jun-2018
228 Views
Preview:
TRANSCRIPT
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
1/19
30/05/2013FPGA Class 1
TNG QUAN V THIT K STRN FPGA(FIELD-FROGRAMMABLE GATE ARRAY)
BI 1:
hoangquang.dientu@gmail.com
Nhnhngdn thitkssdng ngn ng Verilog-HDLtrn FPGA
mailto:hoangquang.dientu@gmail.commailto:hoangquang.dientu@gmail.commailto:hoangquang.dientu@gmail.commailto:hoangquang.dientu@gmail.commailto:hoangquang.dientu@gmail.commailto:hoangquang.dientu@gmail.com -
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
2/19
Nidung chnh
Lungthitkcbn
Ccphnmmsdng
Ngn ngm tphncng Khi qut vl thuytthitks
KIT DE1
Cutrc FPGA Mtv dthitk(phn tch, tnghp, mphngv npKIT)
30/05/2013FPGA Class 2
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
3/19
Lungthitkcbn(Design Flow)
Skhi, schn.
Thitkmccnglogic
VitRTL (Register Transfer Level)code
30/05/2013FPGA Class 3
Tnghpv kimtra li.
Mphngthitk.
Gn chn tn hiuv bin dchfilenp.
Chykimtra chcnngtrn FPGA
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
4/19
Lungthitkcbn
30/05/2013FPGA Class 4
module MUX2 (input SEL, A, B, output F);
input SEL, A, B;
output F;
INV G1 (SEL, SELB);
AOI G2 (SELB, A, SEL, B, FB);
INV G3 (.A(FB), .F(F));
endmodule
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
5/19
Minthitk
30/05/2013FPGA Class 5
Circuit GateSilicon
(Physical)
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
6/19
Thitktrn FPGA v thitk
ASIC (Appication_Specific Integrated Circuit)
ASIC FPGA
Ngn ng Verilog, VHDL Verilog, VHDL
Snphmcuicng Chip chuyn dng Code nhm
Thigian thchin Lu Nhanh hn
Chi ph ban u Cao Thphn
Cc imkhc Ti sdngv nng cpddng. nginl sacode
v npli.Code ctnghpvtiuchuynbitchothitk.
Code ctnghpv tiudatrn cutrc caFPGA.
30/05/2013FPGA Class 6
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
7/19
Cc phnmm
Microsoft VisioVs, vmch
EmEditor hocNotepad++ vitcode
Xemacs 21.4.21 ktnicc m-un(module) tng.
Quartus (8.1 hoc9.0) kimtra v tnghp
ModelSim (5.7g hoc6.4a) mphngchcnng.
30/05/2013FPGA Class 7
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
8/19
Ngn ngm tphncng
Hardware Description Language (HDL)
VHDL (VHSIC HDLVery-High-SpeedIntegrated Circuit HDL)
Verilog HDL (gingngnl Verilog).
Cc phinbnVerilog 1995
2001 (IEEE std 1364-2001)
30/05/2013FPGA Class 8
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
9/19
Spartan3E Start KIT (Xilinx)
30/05/2013FPGA Class 9
Gi: 395$ ~ 7,745 triu Cc ngoivi:
32-Mbyte DDR SDRAM
2-Mbyte serial Flash
512-Kbyte SRAM 4 switches, 8 leds
Ethernet 10/100 PHY
VGA
PS/2 port
Two 9-pin RS-232 serial port
16 character - 2 Line LCD
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
10/19
DE2 Altera Board (TerAsic)
30/05/2013FPGA Class 10
Gi: 495$ ~ 9,745 triu Vitrnghc: 269$ Cc ngoivi:
16-Mbyte StrataFlash8-Mbyte SDRAM (enough to runuCLinux)4-Mbyte Flash18 switches with 18 red leds and 8green onesEthernet 10/100Infrared port
24-bit Audio CODECPS/2 mouse or keyboard portRS232TV Decoder (NTSC/PAL)16 x 2 LCD ModuleSD Card Socket
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
11/19
DE1 Altera Board (TerAsic)
30/05/2013FPGA Class 11
Gi: 150$ ~ 3 triu Vitrnghc: 125$ Cc ngoivi:
Line In/Out, Microphone In (24-bitAudio CODEC)
Video Out (VGA 4-bit DAC)Serial port (RS232)PS/2 mouse or keyboard portExpansion headers (two 40-pinheaders)8 MB SDRAM, 512 KB SRAM, 4 MBFlashSD memory card slotFour 7-segment displays10 toggle switches, 10 red LEDs, 8green LEDs.
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
12/19
Cutochip FPGA (1)
30/05/2013FPGA Class 12
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
13/19
Cutochip FPGA (2)
30/05/2013FPGA Class 13
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
14/19
V dminh halungthitk
V d: Thitkmtbmtrong khongt0-9 vi3 nt iukhin. Nt 1: Reset ngbhthng.
Nt 2: Nt iukhinmln 1 nvsau milnnhn.
Nt 3: Nt iukhinmxung1 nvsau mi
lnnhn.
30/05/2013FPGA Class 14
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
15/19
Skhiv stn hiu
30/05/2013FPGA Class 15
Phn tch khi
Phn tch tn hiu
Phn tch khiCOUNTER_9
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
16/19
Mchchi titCOUNTER_9
30/05/2013FPGA Class 16
Phn tch thitkmcthp
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
17/19
Bin dchviQuartus 9.0
30/05/2013FPGA Class 17
Ktnisau khi tnghpthnh cng
Xem trctiptrnphnmmQuartus 9.0
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
18/19
M phngviModelSim 6.4
Xem trctiptrn ModelSim 6.4
30/05/2013FPGA Class 18
-
8/10/2019 [123doc.vn] Huong Dan Thiet Ke So Su Dung Ngon Ngu Verilog Hdl Tren Fpga Bai 1 Docx
19/19
30/05/2013FPGA Class 19
KT THC BI 1
hoangquang.dientu@gmail.com
top related