adaptive mirror control system characterization presentation performed by: boris goychman & eyal...
TRANSCRIPT
![Page 1: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/1.jpg)
Adaptive Mirror Control System
Characterization PresentationPerformed by: Boris Goychman & Eyal TsinInstructor: Tsachi Martsiano
Semestrial project, Winter 2012
![Page 2: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/2.jpg)
Project’s Goals
• Building a system that interface with a PC from one end and control an adaptive mirror on the other end.*Adaptive Mirror – contains 126 capacitors to control the shape of the mirror
• Learn an approach for practical engineering.
• Get familiar with FPGA, Logic Design and board design basics.
![Page 3: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/3.jpg)
Project’s Scope
• Since this is a semestrial project the purpose of this project is to handle and control the data flow PC -> On Board USB Controller -> FPGA -> D2A.
• There is an option to broaden the project to a second semester and handle the dataflow through other components to the mirror itself.
![Page 4: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/4.jpg)
Challenges
• Create a system that can work under strict timing limitations– The adaptive mirror updates at 1ms
• Create an efficient VHDL code• Learn and control Phillips USB Controller• Learn and control Analog Devices D2A.• Write Driver and GUI to the USB• Finish the project with 100% percent working
system
![Page 5: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/5.jpg)
System Overview
![Page 6: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/6.jpg)
System rates
• Adaptive mirror – 126 capacitors per 1msec • PC to DE2 via USB – up to 12MBps• DE2 – 50Mhz Clock• Read / Write to / from memory – 1 clock cycle• Write time D/A -> Vout = 460ns ( up to
2.17Mhz )• Write / Read time USB -> FPGA = 180ns
( up to 5.55Mhz )
![Page 7: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/7.jpg)
General Data Flow Overview
• The user will send data over USB using the GUI we will provide.
• Our FPGA Implementation will control the data arriving through the USB Controller
• Our FPGA Implementation will send the data and control the D2A
• The output of the D2A will pass through a DEMUX to a S/H and then to the mirror (not in the scope of our project)
![Page 8: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/8.jpg)
DE2
Philips USB
controller
Main State Machine
FPGA
D/Acontroller
Memory
USBcontroller
System Block Diagram
GUI
USB
PC
D/A
( DEMUX )( Sample and Hold )
![Page 9: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/9.jpg)
System Overview – a more detailed view
D/A
CLR
GAIN
7... 0DB DB
CS
WR
0, 1A A
PC
USB
DE2 board
D/AController
FPGALDAC
Memory
Main State machine
USBController
USB
_ 2H DM
_ 2H DP
Vcc
GND
![Page 10: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/10.jpg)
Project Components - GUI
Mirror Control Center
: 2קבל
: 3קבל
: 4קבל
: 5קבל
: 6קבל
: 7קבל
: 8קבל
: 9קבל
: 10קבל
: 11קבל
: 12קבל
: 13קבל
: 14קבל
: 15קבל
: 1קבל
: 17קבל
: 16קבל
SEND RESET
![Page 11: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/11.jpg)
Project Components – USB
![Page 12: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/12.jpg)
Project Components – FPGA
![Page 13: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/13.jpg)
Project Components - D/A
![Page 14: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/14.jpg)
Time-Table (Gantt)
![Page 15: Adaptive Mirror Control System Characterization Presentation Performed by: Boris Goychman & Eyal Tsin Instructor: Tsachi Martsiano Semestrial project,](https://reader036.vdocuments.mx/reader036/viewer/2022062519/5697bfdf1a28abf838cb2b09/html5/thumbnails/15.jpg)
Work Methodology
Learn the Datasheet
CodeVHDL
DrawState Machine
CodeEmulation
environment
SimulateThe code
Debug
ProgramThe FPGA
Documentation
On chipDebug