a low-jitter 8-to-10ghz distributed dll for multiple-phase clock generation
DESCRIPTION
A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation. Keng-Jan Hsiao and Tai-Cheng Lee National Taiwan University Taipei, Taiwan. Outline. Motivation System Architecture System Model Circuit Details Experimental Results Conclusion. Introductions. - PowerPoint PPT PresentationTRANSCRIPT
![Page 1: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/1.jpg)
A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation
Keng-Jan Hsiao and Tai-Cheng Lee
National Taiwan University
Taipei, Taiwan
![Page 2: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/2.jpg)
Outline
• Motivation
• System Architecture
• System Model
• Circuit Details
• Experimental Results
• Conclusion
2
![Page 3: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/3.jpg)
Introductions
• Multiple-Phase Clock Generators– Time-Interleaved System– I/O Interface Circuits– DLL-Based Frequency Multiplier
• Issues– Phase Accuracy– Jitter Performance
3
![Page 4: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/4.jpg)
Conventional DLL
• Only one output phase is monitored.
4H.-H. Chang et al, IEEE J. of Solid-State Circuits, May, 2006.
![Page 5: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/5.jpg)
DLL with Phase Calibration Circuit
• Delay cell tuning.
• Output buffer tuning.5
Federico Baronti et all, IEEE J. of Solid-State Circuits, Feb., 2004.
H.-H. Chang et al, IEEE J. of Solid-State Circuits, May, 2006.
![Page 6: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/6.jpg)
Jitter Accumulation
• Jitter accumulates along the delay line.
• More delay cells = Larger jitter.6
![Page 7: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/7.jpg)
Distributed DLL(DDLL)
• All output phases are monitored.
• Reduce phase mismatch and jitter.
7
![Page 8: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/8.jpg)
Locking Process of the DDLL
8
• Conceptual demonstration of the DDLL.
![Page 9: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/9.jpg)
System Architecture
• Each delay cell is independently tuned.9
![Page 10: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/10.jpg)
Closed-loop Characteristics
10
-1V/I ref
-1L
0.5+0.5 z K T
1-z C
• Lumped model:
![Page 11: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/11.jpg)
Phase Relationship of Multiple-Phases
11
• Different clock tracks different Ref. edge.
![Page 12: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/12.jpg)
System Model
-1
-1 -1 -1 -1p0 p1 p1 p2 p1-1
-1
-1 -1 -1 -1p0 p2 p2 p4 p1 p2-1
-1
-1 -1 -1p1 p3 p3 p0 p2 p3-1
-1
-1 -1 -1p3 p4 p4 p0
0.5+0.5 z K(z V -z V )-(z V -z V ) =V
1-z
0.5+0.5 z K(z V -z V )-(z V -z V ) +V =V
1-z
0.5+0.5 z K(z V -z V )-(z V -V ) +V =V
1-z
0.5+0.5 z(z V -z V )-(z V -V )
p3 p4-1
K+V =V
1-z
PD V/I ref D
L
K K T KK=
C
Open-loop Gain:
System Function:
12
![Page 13: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/13.jpg)
Settling Behavior
• The simulation result matches the proposed model.
13
![Page 14: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/14.jpg)
Stability Constraint
• The open-loop gain must reduce as the number of delay cells increases.
14
![Page 15: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/15.jpg)
Sources of Jitter
• Vn,cell : Noise from delay cells.
• Vn,con : Noise from the control voltage.
15
![Page 16: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/16.jpg)
NTF of the Noise of Delay Cells
• Noise at the last output clock, Vp4.16
![Page 17: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/17.jpg)
NTF of the Common Noise
• Noise at all output phases , Vp1~Vp4.17
![Page 18: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/18.jpg)
Pseudo-differential Delay Cell
• Pseudo-differential architecture.
• Differentially controlled.
• Output buffer isolates output loading.18
![Page 19: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/19.jpg)
Phase Detecter
19
• Time Domain Voltage Domain
![Page 20: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/20.jpg)
Voltage-to-Current Convertor
• Continuous-time common-mode feedback.
• Loop capacitors are realized on-chip.
20
![Page 21: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/21.jpg)
Die Photo
Active Area = 0.03 mm2
21
![Page 22: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/22.jpg)
Phase Mismatch @ 8GHz
22
![Page 23: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/23.jpg)
Phase Mismatch @ 9.5GHz
23
![Page 24: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/24.jpg)
8.5GHz Output Waveform
Conventional DLL Distributed DLL
RMS Jitter : 643.5fs RMS Jitter : 417.6fs
P-P Jitter : 5.67ps P-P Jitter : 4.22ps Contributed Jitter : 578.9fs Contributed Jitter : 308.1fs
RMS Jitter of Ref. Clk : 281.0fs24
![Page 25: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/25.jpg)
10GHz Output Waveform
Conventional DLL Distributed DLL
RMS Jitter : 443.8fs RMS Jitter : 293.3fs
P-P Jitter : 3.18ps P-P Jitter : 2.04ps Contributed Jitter : 366.7fs Contributed Jitter : 153.4fs
RMS Jitter of Ref. Clk : 256.8fs
25
![Page 26: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/26.jpg)
Performance Comparison
26
![Page 27: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/27.jpg)
Conclusion
• The distributed DLL achieves low jitter and high phase accuracy.
• Linear model of the proposed distributed DLL is provided.
27
![Page 28: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/28.jpg)
Backup Slides
![Page 29: A Low-Jitter 8-to-10GHz Distributed DLL for Multiple-Phase Clock Generation](https://reader033.vdocuments.mx/reader033/viewer/2022061602/568152fb550346895dc11ba1/html5/thumbnails/29.jpg)
Testing Setup
30