10 december 2012 clive max maxfield all programmable fpgas, socs, and 3d ics part v. advanced...
TRANSCRIPT
![Page 1: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/1.jpg)
10 December 2012Clive “Max” Maxfield
All ProgrammableFPGAs, SoCs, and 3D ICs
Part V. Advanced Concepts and Future Trends
1
![Page 2: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/2.jpg)
Programmable Analog
2
![Page 3: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/3.jpg)
Programmable Analog
3
![Page 4: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/4.jpg)
High-Speed Serial Interconnect
4
![Page 5: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/5.jpg)
Clock Recovery
5
![Page 6: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/6.jpg)
8-bit/10-bit (8b/10b) Encoding
6
![Page 7: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/7.jpg)
Pre-Emphasis and Equalization
7
![Page 8: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/8.jpg)
Additional Considerations Multiple Standards• Fibre Channel• InfiniBand• PCI Express (PCIe)• RapidIO• SkyRail• 10 Gigabit
Ethernet• JESD204B• etc.
Increasing Speeds• 3.xxx Gbps• 6.xxx Gbps• 10.xxx Gbps• 28.xxx Gbps
(28nm)• 40.xxx Gbps
(20nm)• 56.xxx Gbps
(14nm)• Optical
(10nm)8
![Page 9: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/9.jpg)
Before 3D ICs
9
![Page 10: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/10.jpg)
Before 3D ICs (cont.)
10
![Page 11: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/11.jpg)
Before 3D ICs (cont.)
11
![Page 12: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/12.jpg)
Early 3D ICs
12
![Page 13: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/13.jpg)
Early 3D ICs (cont.)
13
![Page 14: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/14.jpg)
Dice on SIP Substrate
14
![Page 15: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/15.jpg)
Dice on Silicon Interposer
15
![Page 16: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/16.jpg)
Die on Die
16
![Page 17: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/17.jpg)
A Brave New World
17
![Page 18: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/18.jpg)
State-of-the-Art Today
Homogeneous
18
![Page 19: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/19.jpg)
State-of-the-Art Today (cont.)Heterogeneous
19
![Page 20: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/20.jpg)
Rad-Hard, Rad-TolerantWhat exactly is radiation?• Ionizing versus non-ionizing• Particles (α, β, Protons, Neutrons, Heavy
Ions)• Rays (X-Rays, Gamma Rays, Cosmic
Rays…)
20
![Page 21: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/21.jpg)
Rad-Hard, Rad-TolerantWhere can effects occur• On-chip registers and SRAM memory
cells• On-chip combinatorial logic• On-chip clock buffers• On-chip configuration cells• Off-chip general-purpose memory• Off-chip configuration memory
21
![Page 22: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/22.jpg)
Rad-Hard, Rad-TolerantCommon radiation-induced problems• SEE/SEP (Single Event
Effects/Phenomenon)• SEL (Single Event Latchup)• SEU (Single Event Upset)• SET (Single Event Transient)• SEFI (Single Event Functional Interrupt)• Speed degradation
22
![Page 23: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/23.jpg)
Rad-Hard, Rad-TolerantMitigation Strategies• Silicon-level (trenches, epitaxial layer)
• LPT (latchup protection technology) circuit• Using special configuration cells
• TMR (triple modular redundancy)• Delaying combinatorial signals• Designing fail-safe state machines• Lock-step dual processor architectures• Design to accommodate speed degradation
23
![Page 24: 10 December 2012 Clive Max Maxfield All Programmable FPGAs, SoCs, and 3D ICs Part V. Advanced Concepts and Future Trends 1](https://reader035.vdocuments.mx/reader035/viewer/2022070305/5513e21055034679748b54ae/html5/thumbnails/24.jpg)
More Information / Further Readingwww.AllProgrammablePlanet.c
om
24