1 wire speed packet classification without tcams: a few more registers (and a bit of logic) are...
Post on 21-Dec-2015
217 views
TRANSCRIPT
![Page 1: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/1.jpg)
1
Wire Speed Packet Classification Without TCAMs: A FewMore Registers (And A Bit of Logic) Are Enough
Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj AgrawalPublisher: SIGMETRICS’ 07Presenter: Fang-Chen, Kuo
![Page 2: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/2.jpg)
2
Motivation
Cache Rules !
Evolving rules
![Page 3: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/3.jpg)
3
Cache Evolving rules
Hit ratio ↑ with less cache entries. Without using TCAM
![Page 4: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/4.jpg)
4
Architecture
![Page 5: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/5.jpg)
5
Classification Scheme (SPDD)
![Page 6: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/6.jpg)
6
Cache Manager
(Regular Hyper-Cube List)
![Page 7: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/7.jpg)
8
Rule Expanding
![Page 8: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/8.jpg)
9
Hardware Design of Rule Cache
![Page 9: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/9.jpg)
10
OPTIMIZATION (1/2) - PPDD (Pruned Packet decision Diagram)
![Page 10: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/10.jpg)
11
OPTIMIZATION (2/2) – Ordering Packet Header Fields
![Page 11: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/11.jpg)
12
Evaluation (1/6)
We evaluate the performance of our smart rule cache using 4 real traffic traces and 10 real rule sets obtained from a tier-1 ISP backbone network.
The decision of rules is either permit or deny.
![Page 12: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/12.jpg)
13
Evaluation (2/6)-Memory Requirement
The default ordering is: (1) source IP address; (2) destination IP address; (3) source port; (4) destination port; (5) protocol type.
The best ordering is: (1)protocol type;(2)source IP address; (2) destination IP address; (3) source port; (4) destination port.
![Page 13: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/13.jpg)
14
Evaluation (3/6)
![Page 14: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/14.jpg)
15
Evaluation (4/6) – Cache Miss Ratio
![Page 15: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/15.jpg)
16
Evaluation (5/6) – Sampling Interval
![Page 16: 1 Wire Speed Packet Classification Without TCAMs: A Few More Registers (And A Bit of Logic) Are Enough Author: Qunfeng Dong, Suman Banerjee, Jia Wang, Dheeraj](https://reader036.vdocuments.mx/reader036/viewer/2022062516/56649d635503460f94a45d59/html5/thumbnails/16.jpg)
17
Evaluation (6/6) – Result for Complicated Rule Sets