1 4 bit arithmatic and logic unit (fairchild dm74ls181) kunjal shah radha dharmana rutu pandya...
Post on 22-Dec-2015
220 views
TRANSCRIPT
![Page 1: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/1.jpg)
1
4 BIT Arithmatic and Logic Unit(Fairchild DM74LS181)
Kunjal ShahRadha Dharmana
Rutu PandyaVennela Patchala.
Advisor: Dr. David, ParentDecember 5, 2005
![Page 2: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/2.jpg)
2
Agenda• Abstract• Introduction
– Why– Simple Theory– Back Ground information (Lit Review)
• Design Flow• Project (Experimental) Details• Results• Cost Analysis• Lessons Learned• Acknowledgement
![Page 3: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/3.jpg)
3
Abstract
Specifications of ALU• Load : 25 fF• 16 arithmathic functions• 16 logical functions• Propagation delay : 5ns• Clock frequency : 200 MHz• Power requirement : 17 mW• Occupied Area : 373 x373um
![Page 4: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/4.jpg)
4
Introduction
Why?• The Arithmatic and Logic Unit is a building block
of several industrial circuits.• Design consists of different kinds of Arithmatic
operations like Ripple carry adder, subtractor, Transfer data..
Logical operations like AND, OR, XOR, INV.• How the ALU is designed and how it works is
essential for designing advanced circuits.
![Page 5: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/5.jpg)
5
ALU Block Diagram
![Page 6: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/6.jpg)
6
Design flow
![Page 7: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/7.jpg)
7
Longest path
![Page 8: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/8.jpg)
8
Longest path calculations
![Page 9: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/9.jpg)
9
Schematic
![Page 10: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/10.jpg)
10
Logical Operations
![Page 11: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/11.jpg)
11
Arithmetic Operations
![Page 12: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/12.jpg)
12
Layout
![Page 13: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/13.jpg)
13
DRC
Verification
![Page 14: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/14.jpg)
14
Transient Response
A=0, B=1, M=1, S=E, F0 =1, F1=F2 = F3 = 0, F =A+B
![Page 15: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/15.jpg)
15
Power
![Page 16: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/16.jpg)
16
Cost Analysis
• Time spent on each phase of the project– Verifying logic 1 week– Logic reduction 1 week– Transistor sizing 1 week– Layout of individual blocks 2weeks– Integration of blocks 3 days– post extracted timing 1 day
![Page 17: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/17.jpg)
17
Lessons Learned
• The circuit can be used as a building block for 16/32-bit ALU.
• Same metal should not be used in both horizontal and vertical direction.
![Page 18: 1 4 BIT Arithmatic and Logic Unit (Fairchild DM74LS181) Kunjal Shah Radha Dharmana Rutu Pandya Vennela Patchala. Advisor: Dr. David, Parent December 5,](https://reader035.vdocuments.mx/reader035/viewer/2022062421/56649d7a5503460f94a5da76/html5/thumbnails/18.jpg)
18
Acknowledgement
• Thanks to Cadence Design Systems for the VLSI lab
• Thanks to Professor David W. Parent for his guidance.